Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC132DR

Texas Instruments · Logic Gates · SOIC-14

SN74HC132DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 1 input A.
2 1B input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 1 input B.
3 1Y output Push-pull CMOS output (0 to VCC) implementing Y = 1A · 1B NAND function.
4 2A input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 2 input A.
5 2B input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 2 input B.
6 2Y output Push-pull CMOS output (0 to VCC) implementing Y = 2A · 2B NAND function.
7 GND power_in Ground reference pin (0 V) and return path for all circuits.
8 3Y output Push-pull CMOS output (0 to VCC) implementing Y = 3A · 3B NAND function.
9 3A input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 3 input A.
10 3B input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 3 input B.
11 4Y output Push-pull CMOS output (0 to VCC) implementing Y = 4A · 4B NAND function.
12 4A input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 4 input A.
13 4B input Schmitt-trigger input with hysteresis (0 to VCC) for NAND gate 4 input B.
14 VCC power_in Positive supply voltage pin (2 to 6 V recommended operating range) providing power to all circuits.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HC132DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hc132dr-etched.step / sn74hc132dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc132dr.step / sn74hc132dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 4bd4b33f6711b812, retrieved 2026-09-21, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF