Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC10DR

Texas Instruments · Logic Gates · SOIC-14

SN74HC10DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input Channel 1, Input A to 3-input NAND gate 1; accepts logic input from 0 to VCC.
2 1B input Input Channel 1, Input B to 3-input NAND gate 1; accepts logic input from 0 to VCC.
3 2A input Input Channel 2, Input A to 3-input NAND gate 2; accepts logic input from 0 to VCC.
4 2B input Input Channel 2, Input B to 3-input NAND gate 2; accepts logic input from 0 to VCC.
5 2C input Input Channel 2, Input C to 3-input NAND gate 2; accepts logic input from 0 to VCC.
6 2Y output Output Channel 2, NAND gate output Y = NOT(2A AND 2B AND 2C); outputs to 0 to VCC.
7 GND power_in Ground; negative supply reference terminal.
8 3Y output Output Channel 3, NAND gate output Y = NOT(3A AND 3B AND 3C); outputs 0 to VCC.
9 3A input Input Channel 3, Input A to 3-input NAND gate 3; accepts logic input from 0 to VCC.
10 3B input Input Channel 3, Input B to 3-input NAND gate 3; accepts logic input from 0 to VCC.
11 3C input Input Channel 3, Input C to 3-input NAND gate 3; accepts logic input from 0 to VCC.
12 1Y output Output Channel 1, NAND gate output Y = NOT(1A AND 1B AND 1C); outputs 0 to VCC.
13 1C input Input Channel 1, Input C to 3-input NAND gate 1; accepts logic input from 0 to VCC.
14 VCC power_in Positive supply voltage; operating range 2 to 6 V per Recommended Operating Conditions.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HC10DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hc10dr-etched.step / sn74hc10dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc10dr.step / sn74hc10dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 e60b2aaf0e5b53f4, retrieved 2026-09-24, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF