Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC00N

Texas Instruments · Logic Gates · DIP-14

SN74HC00N from Texas Instruments, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input NAND gate 1 input A; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
2 1B input NAND gate 1 input B; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
3 1Y output NAND gate 1 output; balanced CMOS push-pull, VOH ≥ 1.9V @ 2V supply, VOL ≤ 0.1V.
4 2A input NAND gate 2 input A; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
5 2B input NAND gate 2 input B; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
6 2Y output NAND gate 2 output; balanced CMOS push-pull, VOH ≥ 1.9V @ 2V supply, VOL ≤ 0.1V.
7 GND power_in Ground reference; connect to 0V system ground.
8 3Y output NAND gate 3 output; balanced CMOS push-pull, VOH ≥ 1.9V @ 2V supply, VOL ≤ 0.1V.
9 3A input NAND gate 3 input A; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
10 3B input NAND gate 3 input B; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
11 4Y output NAND gate 4 output; balanced CMOS push-pull, VOH ≥ 1.9V @ 2V supply, VOL ≤ 0.1V.
12 4A input NAND gate 4 input A; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
13 4B input NAND gate 4 input B; standard CMOS input (0 to VCC), input capacitance 3-10 pF.
14 VCC power_in Positive power supply; 2V to 6V per Recommended Operating Conditions section 6.3.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package DIP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HC00N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hc00n-etched.step / sn74hc00n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc00n.step / sn74hc00n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 bb7543943d47acde, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF