component
SN74F244DBR
Public Made by Adomby adom
Texas Instruments Buffers, Drivers, Receivers, Transceivers, SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
SN74F244DBR
Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SSOP-20-208mil
SN74F244DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1OE | input | Active-low output enable for the first buffer section; when high, outputs 1Y1 to 1Y4 are in the high-impedance state. |
| 2 | 1A1 | input | Data input A1 of the first 4-bit buffer section, passed to output 1Y1 when 1OE is low. |
| 3 | 2Y4 | tri_state | 3-state buffer output Y4 of the second section, high-impedance when 2OE is high. |
| 4 | 1A2 | input | Data input A2 of the first 4-bit buffer section, passed to output 1Y2 when 1OE is low. |
| 5 | 2Y3 | tri_state | 3-state buffer output Y3 of the second section, high-impedance when 2OE is high. |
| 6 | 1A3 | input | Data input A3 of the first 4-bit buffer section, passed to output 1Y3 when 1OE is low. |
| 7 | 2Y2 | tri_state | 3-state buffer output Y2 of the second section, high-impedance when 2OE is high. |
| 8 | 1A4 | input | Data input A4 of the first 4-bit buffer section, passed to output 1Y4 when 1OE is low. |
| 9 | 2Y1 | tri_state | 3-state buffer output Y1 of the second section, high-impedance when 2OE is high. |
| 10 | GND | power_in | Ground reference for the device. |
| 11 | 2A1 | input | Data input A1 of the second 4-bit buffer section, passed to output 2Y1 when 2OE is low. |
| 12 | 1Y4 | tri_state | 3-state buffer output Y4 of the first section, high-impedance when 1OE is high. |
| 13 | 2A2 | input | Data input A2 of the second 4-bit buffer section, passed to output 2Y2 when 2OE is low. |
| 14 | 1Y3 | tri_state | 3-state buffer output Y3 of the first section, high-impedance when 1OE is high. |
| 15 | 2A3 | input | Data input A3 of the second 4-bit buffer section, passed to output 2Y3 when 2OE is low. |
| 16 | 1Y2 | tri_state | 3-state buffer output Y2 of the first section, high-impedance when 1OE is high. |
| 17 | 2A4 | input | Data input A4 of the second 4-bit buffer section, passed to output 2Y4 when 2OE is low. |
| 18 | 1Y1 | tri_state | 3-state buffer output Y1 of the first section, high-impedance when 1OE is high. |
| 19 | 2OE | input | Active-low output enable for the second buffer section; when high, outputs 2Y1 to 2Y4 are in the high-impedance state. |
| 20 | VCC | power_in | Supply voltage; recommended range 4.5 V to 5.5 V with 5 V nominal. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SSOP-20-208mil |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74F244DBR - Footprint:
Package_SO:SSOP-20_5.3x7.2mm_P0.65mm - 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
- 3D model files:
sn74f244dbr-etched.step/sn74f244dbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74f244dbr.step/sn74f244dbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (24 pp, sha256
761ffc7446a8068f, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# SN74F244DBR
**Texas Instruments** · Buffers, Drivers, Receivers, Transceivers · SSOP-20-208mil
SN74F244DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1OE | input | Active-low output enable for the first buffer section; when high, outputs 1Y1 to 1Y4 are in the high-impedance state. |
| 2 | 1A1 | input | Data input A1 of the first 4-bit buffer section, passed to output 1Y1 when 1OE is low. |
| 3 | 2Y4 | tri_state | 3-state buffer output Y4 of the second section, high-impedance when 2OE is high. |
| 4 | 1A2 | input | Data input A2 of the first 4-bit buffer section, passed to output 1Y2 when 1OE is low. |
| 5 | 2Y3 | tri_state | 3-state buffer output Y3 of the second section, high-impedance when 2OE is high. |
| 6 | 1A3 | input | Data input A3 of the first 4-bit buffer section, passed to output 1Y3 when 1OE is low. |
| 7 | 2Y2 | tri_state | 3-state buffer output Y2 of the second section, high-impedance when 2OE is high. |
| 8 | 1A4 | input | Data input A4 of the first 4-bit buffer section, passed to output 1Y4 when 1OE is low. |
| 9 | 2Y1 | tri_state | 3-state buffer output Y1 of the second section, high-impedance when 2OE is high. |
| 10 | GND | power_in | Ground reference for the device. |
| 11 | 2A1 | input | Data input A1 of the second 4-bit buffer section, passed to output 2Y1 when 2OE is low. |
| 12 | 1Y4 | tri_state | 3-state buffer output Y4 of the first section, high-impedance when 1OE is high. |
| 13 | 2A2 | input | Data input A2 of the second 4-bit buffer section, passed to output 2Y2 when 2OE is low. |
| 14 | 1Y3 | tri_state | 3-state buffer output Y3 of the first section, high-impedance when 1OE is high. |
| 15 | 2A3 | input | Data input A3 of the second 4-bit buffer section, passed to output 2Y3 when 2OE is low. |
| 16 | 1Y2 | tri_state | 3-state buffer output Y2 of the first section, high-impedance when 1OE is high. |
| 17 | 2A4 | input | Data input A4 of the second 4-bit buffer section, passed to output 2Y4 when 2OE is low. |
| 18 | 1Y1 | tri_state | 3-state buffer output Y1 of the first section, high-impedance when 1OE is high. |
| 19 | 2OE | input | Active-low output enable for the second buffer section; when high, outputs 2Y1 to 2Y4 are in the high-impedance state. |
| 20 | VCC | power_in | Supply voltage; recommended range 4.5 V to 5.5 V with 5 V nominal. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SSOP-20-208mil |
| Category | Logic |
| Pins | 20 |
## CAD (KiCad official)
- Symbol: `SN74F244DBR`
- Footprint: `Package_SO:SSOP-20_5.3x7.2mm_P0.65mm`
- 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
- 3D model files: `sn74f244dbr-etched.step` / `sn74f244dbr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn74f244dbr.step` / `sn74f244dbr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/sn74f244) (24 pp, sha256 `761ffc7446a8068f`, retrieved 2026-10-11, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/sn74f244dbr-datasheet.pdf)