component
SN74F08DBR
Public Made by Adomby adom
Texas Instruments Logic Gates, SSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74F08DBR
Texas Instruments · Logic Gates · SSOP-14
SN74F08DBR from Texas Instruments, in a SSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Input A to AND gate 1; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 2 | 1B | input | Input B to AND gate 1; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 3 | 1Y | output | Output of AND gate 1; IOH = -1 mA (sources), IOL = 20 mA (sinks) |
| 4 | 2A | input | Input A to AND gate 2; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 5 | 2B | input | Input B to AND gate 2; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 6 | 2Y | output | Output of AND gate 2; IOH = -1 mA (sources), IOL = 20 mA (sinks) |
| 7 | GND | power_in | Ground; power return and 0V logic reference |
| 8 | 3Y | output | Output of AND gate 3; IOH = -1 mA (sources), IOL = 20 mA (sinks) |
| 9 | 3A | input | Input A to AND gate 3; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 10 | 3B | input | Input B to AND gate 3; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 11 | 4Y | output | Output of AND gate 4; IOH = -1 mA (sources), IOL = 20 mA (sinks) |
| 12 | 4A | input | Input A to AND gate 4; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 13 | 4B | input | Input B to AND gate 4; logic input with VIL ≤ 0.8V (low) and VIH ≥ 2V (high) |
| 14 | VCC | power_in | Positive supply voltage; VCC = 4.5V to 5.5V with 5V nominal |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SSOP-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74F08DBR - Footprint:
Package_SO:SSOP-14_5.3x6.2mm_P0.65mm - 3D model: SSOP-14 (KiCad packages3D, STEP)
- 3D model files:
sn74f08dbr-etched.step/sn74f08dbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74f08dbr.step/sn74f08dbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (16 pp, sha256
0ea1da537c99befc, retrieved 2026-10-07, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).