main
Ray Publish 0.1.0 ab2ccd9 9h ago

SN74CBTLV3245ADWR

Texas Instruments · Analog Switches, Multiplexers · SOIC-20-300mil

SN74CBTLV3245ADWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection; can be shorted to GND or left floating.
2 A1 bidirectional Bus port A1 is an input/output that connects to port B1 when OE is low.
3 A2 bidirectional Bus port A2 is an input/output that connects to port B2 when OE is low.
4 A3 bidirectional Bus port A3 is an input/output that connects to port B3 when OE is low.
5 A4 bidirectional Bus port A4 is an input/output that connects to port B4 when OE is low.
6 A5 bidirectional Bus port A5 is an input/output that connects to port B5 when OE is low.
7 A6 bidirectional Bus port A6 is an input/output that connects to port B6 when OE is low.
8 A7 bidirectional Bus port A7 is an input/output that connects to port B7 when OE is low.
9 A8 bidirectional Bus port A8 is an input/output that connects to port B8 when OE is low.
10 GND power_in Ground pin.
11 B8 bidirectional Bus port B8 is an input/output that connects to port A8 when OE is low.
12 B7 bidirectional Bus port B7 is an input/output that connects to port A7 when OE is low.
13 B6 bidirectional Bus port B6 is an input/output that connects to port A6 when OE is low.
14 B5 bidirectional Bus port B5 is an input/output that connects to port A5 when OE is low.
15 B4 bidirectional Bus port B4 is an input/output that connects to port A4 when OE is low.
16 B3 bidirectional Bus port B3 is an input/output that connects to port A3 when OE is low.
17 B2 bidirectional Bus port B2 is an input/output that connects to port A2 when OE is low.
18 B1 bidirectional Bus port B1 is an input/output that connects to port A1 when OE is low.
19 OE input Output enable, active low; when low the bus switch is on and A is connected to B, when high the switch is open.
20 VCC power_in Voltage supply pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Interface
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 2.3 3.6 V 6
High-level control input voltage VIH 1.7 V VCC = 2.3 V to 2.7 V 6
High-level control input voltage VIH 2 V VCC = 2.7 V to 3.6 V 6
Low-level control input voltage VIL 0.7 V VCC = 2.3 V to 2.7 V 6
Low-level control input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 6
Operating free-air temperature TA -40 85 °C PKG = DBQ, DGV, DW, PW, RGY 6
Supply voltage range VCC -0.5 4.6 V 6
Input voltage range VI -0.5 4.6 V 6
Continuous channel current 128 mA 6
Input clamp current IIK -50 mA VI/O < 0 6
Storage temperature range Tstg -65 150 °C 6
Electrostatic discharge, human-body model V(ESD) -2000 2000 V HBM, per ANSI/ESDA/JEDEC JS-001 6
Junction-to-ambient thermal resistance RθJA 58 °C/W DW (SOIC) package 6
Input clamp voltage, control inputs VIK -1.2 V VCC = 3 V, II = -18 mA 7
Input clamp voltage, data inputs VIK -0.8 V VCC = 3 V, II = -18 mA 7
Input current II -60 60 µA VCC = 3.6 V, VI = VCC or GND 7
Off-state leakage current Ioff 40 µA VCC = 0, VI or VO = 0 to 3.6 V 7
Quiescent supply current ICC 20 µA VCC = 3.6 V, IO = 0, VI = VCC or GND 7
Increase in supply current per input ΔICC 300 µA Control inputs, VCC = 3.6 V, one input at 3 V, other inputs at VCC or GND 7
Control input capacitance Ci 4 pF Control inputs, VI = 3 V or 0 7
Off-state input/output capacitance Cio(OFF) 9 pF VO = 3 V or 0, OE = VCC 7
On-state resistance ron 8 Ω VCC = 2.3 V, VI = 0, IO = 64 mA 7
On-state resistance ron 40 Ω VCC = 2.3 V, VI = 1.7 V, IO = 15 mA 7
On-state resistance ron 7 Ω VCC = 3 V, VI = 0, IO = 64 mA 7
On-state resistance ron 15 Ω VCC = 3 V, VI = 2.4 V, IO = 15 mA 7
Propagation delay tpd 0.15 0.25 ns A or B to B or A 8
Enable time ten 1 6 ns OE to A or B, VCC = 2.5 V ± 0.2 V 8
Enable time ten 1 4.7 ns OE to A or B, VCC = 3.3 V ± 0.3 V 8
Disable time tdis 1 6.1 ns OE to A or B, VCC = 2.5 V ± 0.2 V 8
Disable time tdis 1 6.4 ns OE to A or B, VCC = 3.3 V ± 0.3 V 8

CAD (KiCad official)

  • Symbol: SN74CBTLV3245ADWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: sn74cbtlv3245adwr-etched.step / sn74cbtlv3245adwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74cbtlv3245adwr.step / sn74cbtlv3245adwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 2d8191509047c87e, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF