Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74CBTLV3125DR

Texas Instruments · Signal Switches, Multiplexers, Decoders · SOIC-14

SN74CBTLV3125DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable for channel 1, active high; the switch is disabled when this input is high (VIH min 2 V at VCC 2.7-3.6 V).
2 1A bidirectional Channel 1 input or output, connected to 1B through the FET switch (5Ω switch connection).
3 1B bidirectional Channel 1 input or output, connected to 1A through the FET switch (5Ω switch connection).
4 2OE input Output enable for channel 2, active high; the switch is disabled when this input is high (VIH min 2 V at VCC 2.7-3.6 V).
5 2A bidirectional Channel 2 input or output, connected to 2B through the FET switch (5Ω switch connection).
6 2B bidirectional Channel 2 input or output, connected to 2A through the FET switch (5Ω switch connection).
7 GND power_in Ground.
8 3B bidirectional Channel 3 input or output, connected to 3A through the FET switch (5Ω switch connection).
9 3A bidirectional Channel 3 input or output, connected to 3B through the FET switch (5Ω switch connection).
10 3OE input Output enable for channel 3, active high; the switch is disabled when this input is high (VIH min 2 V at VCC 2.7-3.6 V).
11 4B bidirectional Channel 4 input or output, connected to 4A through the FET switch (5Ω switch connection).
12 4A bidirectional Channel 4 input or output, connected to 4B through the FET switch (5Ω switch connection).
13 4OE input Output enable for channel 4, active high; the switch is disabled when this input is high (VIH min 2 V at VCC 2.7-3.6 V).
14 VCC power_in Power supply, recommended 2.3 V to 3.6 V (absolute maximum 4.6 V).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74CBTLV3125DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74cbtlv3125dr-etched.step / sn74cbtlv3125dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74cbtlv3125dr.step / sn74cbtlv3125dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 5bc081f82c65b0ec, retrieved 2026-10-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF