Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74CBTD1G125DCKR

Texas Instruments · Logic ICs · SC-70-5

SN74CBTD1G125DCKR from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-high output-enable control that disables the switch when high, with TTL-compatible levels (VIH min 2 V, VIL max 0.8 V).
2 A bidirectional Switch terminal A, connected to terminal B when OE is low with a typical 5 Ω on-state connection.
3 GND power_in Ground reference for the device.
4 B bidirectional Switch terminal B, connected to terminal A when OE is low with a typical 5 Ω on-state connection.
5 VCC power_in Supply voltage, recommended 4.5 V to 5.5 V, with an absolute maximum of 7 V; unused control inputs must be held at VCC or GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Logic ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 7 V 2
Input voltage range VI -0.5 7 V 2
Continuous channel current 128 mA 2
Input clamp current IIK -50 mA VI/O < 0 2
Package thermal impedance θJA 252 °C/W DCK package 2
Storage temperature range Tstg -65 150 °C 2
Supply voltage VCC 4.5 5.5 V 2
High-level control input voltage VIH 2 V 2
Low-level control input voltage VIL 0.8 V 2
Operating free-air temperature TA -40 85 °C 2
Input clamp voltage VIK -1.2 V VCC = 4.5 V, II = -18 mA 2
Input leakage current II -1 1 µA VCC = 5.5 V, VI = 5.5 V or GND 2
Quiescent supply current ICC 1.5 mA VCC = 5.5 V, IO = 0, VI = VCC or GND 2
Increase in supply current per control input ΔICC 2.5 mA VCC = 5.5 V, one input at 3.4 V, other inputs at VCC or GND 2
Control input capacitance Ci 2 pF VI = 3 V or 0 2
Off-state input/output capacitance Cio(OFF) 3.5 pF VO = 3 V or 0, OE = VCC 2
On-state resistance ron 5 7 Ω VI = 0, II = 64 mA 2
On-state resistance ron 35 50 Ω VI = 2.4 V, II = 15 mA 2
Propagation delay A or B to B or A tpd 0.25 ns CL = 50 pF 3
Enable time OE to A or B ten 2 5.9 ns CL = 50 pF 3
Disable time OE to A or B tdis 1 4.7 ns CL = 50 pF 3

CAD (KiCad official)

  • Symbol: SN74CBTD1G125DCKR
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: sn74cbtd1g125dckr-etched.step / sn74cbtd1g125dckr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74cbtd1g125dckr.step / sn74cbtd1g125dckr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 2372d278a85fabd5, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF