main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers sn74cbt3383cdbqr: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago
sn74cbt3383cdbqr-etched.glb sn74cbt3383cdbqr: factory component page (tier=lcsc) · Ray 13d ago
sn74cbt3383cdbqr-etched.step sn74cbt3383cdbqr: factory component page (tier=lcsc) · Ray 13d ago
sn74cbt3383cdbqr-hero.glb sn74cbt3383cdbqr: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
sn74cbt3383cdbqr-hero.overlay.json Publish 0.1.0 · Ray 13d ago
sn74cbt3383cdbqr.glb Publish 0.1.0 · Ray 13d ago
sn74cbt3383cdbqr.kicad_mod Publish 0.1.0 · Ray 13d ago
sn74cbt3383cdbqr.kicad_sym Publish 0.1.0 · Ray 13d ago
sn74cbt3383cdbqr.lbr Publish 0.1.0 · Ray 13d ago
sn74cbt3383cdbqr.step Publish 0.1.0 · Ray 13d ago

SN74CBT3383CDBQR

Texas Instruments · Signal Switches, Multiplexers, Decoders · SSOP-24-150mil

SN74CBT3383CDBQR from Texas Instruments, in a SSOP-24-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BE input Active-low bus enable input; when high, the A and B ports are in a high-impedance (disconnected) state, and the datasheet recommends a pull-up from BE to VCC to hold that state during power-up or power-down.
2 1B1 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 1; data I/O is specified for 0 to 5.5 V.
3 1A1 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 1; data I/O is specified for 0 to 5.5 V.
4 1A2 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 1; data I/O is specified for 0 to 5.5 V.
5 1B2 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 1; data I/O is specified for 0 to 5.5 V.
6 2B1 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 2; data I/O is specified for 0 to 5.5 V.
7 2A1 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 2; data I/O is specified for 0 to 5.5 V.
8 2A2 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 2; data I/O is specified for 0 to 5.5 V.
9 2B2 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 2; data I/O is specified for 0 to 5.5 V.
10 3B1 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 3; data I/O is specified for 0 to 5.5 V.
11 3A1 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 3; data I/O is specified for 0 to 5.5 V.
12 GND power_in Ground pin; all voltages are referenced to this network ground terminal.
13 BX input Select input that sets the data path of the bus exchange: when low, xA1 is tied to xB1 and xA2 to xB2; when high, xA1 is tied to xB2 and xA2 to xB1.
14 3A2 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 3; data I/O is specified for 0 to 5.5 V.
15 3B2 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 3; data I/O is specified for 0 to 5.5 V.
16 4B1 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 4; data I/O is specified for 0 to 5.5 V.
17 4A1 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 4; data I/O is specified for 0 to 5.5 V.
18 4A2 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 4; data I/O is specified for 0 to 5.5 V.
19 4B2 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 4; data I/O is specified for 0 to 5.5 V.
20 5B1 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 5; data I/O is specified for 0 to 5.5 V.
21 5A1 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 5; data I/O is specified for 0 to 5.5 V.
22 5A2 bidirectional I/O pin, can be input or output, for the A-side port of bus-switch 5; data I/O is specified for 0 to 5.5 V.
23 5B2 bidirectional I/O pin, can be input or output, for the B-side port of bus-switch 5; data I/O is specified for 0 to 5.5 V.
24 VCC power_in Power supply pin; the recommended supply range is 4 V to 5.5 V and each VCC pin should have a bypass capacitor (0.1 µF for a single-supply device).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-24-150mil
Category Logic
Pins 24

CAD (KiCad official)

  • Symbol: SN74CBT3383CDBQR
  • Footprint: Package_SO:SSOP-24_5.3x8.2mm_P0.65mm
  • 3D model: SSOP-24-150mil (KiCad packages3D, STEP)
  • 3D model files: sn74cbt3383cdbqr-etched.step / sn74cbt3383cdbqr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74cbt3383cdbqr.step / sn74cbt3383cdbqr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 8635eb8c6188328d, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF