Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74CB3Q3251PWR

Texas Instruments · Analog Switches, Multiplexers · TSSOP-16-175mil

SN74CB3Q3251PWR from Texas Instruments, in a TSSOP-16-175mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B4 bidirectional Data I/O port B4 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
2 B3 bidirectional Data I/O port B3 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
3 B2 bidirectional Data I/O port B2 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
4 B1 bidirectional Data I/O port B1 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
5 A bidirectional Data I/O port A for FET multiplexer common path; supports bidirectional 0-5V rail-to-rail signaling with 4Ω typical ON-state resistance.
6 NC unconnected No internal connection.
7 OE input Output enable input (active low) controlling FET multiplexer enable with 20 MHz maximum switching frequency; low connects A port to selected B port, high creates high-impedance state.
8 GND power_in Ground reference (0V).
9 S2 input Select input 2 for 1-of-8 multiplexer data path selection; accepts 0-5.5V TTL/CMOS logic levels.
10 S1 input Select input 1 for 1-of-8 multiplexer data path selection; accepts 0-5.5V TTL/CMOS logic levels.
11 S0 input Select input 0 for 1-of-8 multiplexer data path selection; accepts 0-5.5V TTL/CMOS logic levels.
12 B8 bidirectional Data I/O port B8 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
13 B7 bidirectional Data I/O port B7 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
14 B6 bidirectional Data I/O port B6 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
15 B5 bidirectional Data I/O port B5 for FET multiplexer data path; supports bidirectional 0-5V signaling with 4Ω typical ON-state resistance when selected via S0-S2 and OE low.
16 VCC power_in Supply voltage input; 2.3V to 3.6V operating range with typical consumption of 1mA supplying internal charge pump for FET pass transistor gate drive.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16-175mil
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: SN74CB3Q3251PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16-175mil (KiCad packages3D, STEP)
  • 3D model files: sn74cb3q3251pwr-etched.step / sn74cb3q3251pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74cb3q3251pwr.step / sn74cb3q3251pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 c17910e9e247dc05, retrieved 2026-09-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF