SN74AXC4T774PWR

@@ -0,0 +1,58 @@+# SN74AXC4T774PWR++**Texas Instruments** · Translators / Level Shifters · TSSOP-16++SN74AXC4T774PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | DIR1 | input | Direction-control input for port 1. Logic level (referenced to VCCA) selects the data flow direction for the A1/B1 channel: A→B when high, B→A when low. |+| 2 | DIR2 | input | Direction-control input for port 2. Logic level (referenced to VCCA) selects the data flow direction for the A2/B2 channel. |+| 3 | A1 | bidirectional | A-port I/O for channel 1, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR1; disabled to Hi-Z when OE is high. |+| 4 | A2 | bidirectional | A-port I/O for channel 2, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR2; disabled to Hi-Z when OE is high. |+| 5 | A3 | bidirectional | A-port I/O for channel 3, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR3; disabled to Hi-Z when OE is high. |+| 6 | A4 | bidirectional | A-port I/O for channel 4, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR4; disabled to Hi-Z when OE is high. |+| 7 | DIR3 | input | Direction-control input for port 3. Logic level (referenced to VCCA) selects the data flow direction for the A3/B3 channel. |+| 8 | DIR4 | input | Direction-control input for port 4. Logic level (referenced to VCCA) selects the data flow direction for the A4/B4 channel. |+| 9 | OE | input | Active-low output enable, referenced to VCCA. Drive OE high to force all A- and B-port I/Os into the high-impedance (tri-state) mode; tie to VCCA through a pull-up during power sequencing to keep outputs Hi-Z. |+| 10 | GND | power_in | Device ground reference for both supply rails. |+| 11 | B4 | bidirectional | B-port I/O for channel 4, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR4; disabled to Hi-Z when OE is high. |+| 12 | B3 | bidirectional | B-port I/O for channel 3, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR3; disabled to Hi-Z when OE is high. |+| 13 | B2 | bidirectional | B-port I/O for channel 2, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR2; disabled to Hi-Z when OE is high. |+| 14 | B1 | bidirectional | B-port I/O for channel 1, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR1; disabled to Hi-Z when OE is high. |+| 15 | VCCB | power_in | B-port power supply. Sets the reference voltage for the B-side I/Os. Recommended range 0.65 V to 3.6 V; absolute max 4.2 V. Bypass with a local decoupling capacitor to GND. |+| 16 | VCCA | power_in | A-port power supply. Sets the reference voltage for the A-side I/Os and for the DIRx / OE control inputs. Recommended range 0.65 V to 3.6 V; absolute max 4.2 V. Bypass with a local decoupling capacitor to GND. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | TSSOP-16 |+| Category | Logic |+| Pins | 16 |++## Ordering variants++- `SN74AXC4T774PWRPW`+- `SN74AXC4T774PWRPWR`+- `SN74AXC4T774PWRBQB`+- `SN74AXC4T774PWRRSV`++## CAD (KiCad official)++- Symbol: `SN74AXC4T774PWR`+- Footprint: `Package_SO:TSSOP-16_4.4x5mm_P0.65mm`+- 3D model: TSSOP-16 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/sn74axc4t774.pdf) (43 pp, sha256 `f45cd62a9675b9f6`, retrieved 2026-08-17, tier: manufacturer)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn74axc4t774pwr-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "sn74axc4t774pwr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Translators / Level Shifters, TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "sn74axc4t774pwr"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "sn74axc4t774pwr.kicad_sym",+    "sn74axc4t774pwr.kicad_mod",+    "sn74axc4t774pwr.glb",+    "sn74axc4t774pwr.step",+    "sn74axc4t774pwr.lbr",+    "docs/hero.png",+    "docs/sn74axc4t774pwr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file