component

SN74AUP2G240DCUR

Public Made by Adom

by adom

Texas Instruments Inverters, VSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74aup2g240dcurfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers sn74aup2g240dcur: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago
sn74aup2g240dcur-etched.glb Publish 0.1.0 · Ray 9d ago
sn74aup2g240dcur-etched.step sn74aup2g240dcur: factory component page (tier=lcsc) · Ray 9d ago
sn74aup2g240dcur-hero.glb sn74aup2g240dcur: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
sn74aup2g240dcur-hero.overlay.json Publish 0.1.0 · Ray 9d ago
sn74aup2g240dcur.glb Publish 0.1.0 · Ray 9d ago
sn74aup2g240dcur.kicad_mod Publish 0.1.0 · Ray 9d ago
sn74aup2g240dcur.kicad_sym Publish 0.1.0 · Ray 9d ago
sn74aup2g240dcur.lbr Publish 0.1.0 · Ray 9d ago
sn74aup2g240dcur.step Publish 0.1.0 · Ray 9d ago

SN74AUP2G240DCUR

Texas Instruments · Inverters · VSSOP-8

SN74AUP2G240DCUR from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output enable for buffer 1: a low level enables 1Y and a high level places 1Y in the high-impedance state, with inputs rated 0 V to 3.6 V.
2 1A input Data input to buffer 1, rated 0 V to 3.6 V; unused inputs must be held at VCC or GND.
3 2Y output Output of buffer 2, which follows 2A while 2OE is low and goes high-impedance while 2OE is high, with VCC range 0.8 V to 3.6 V.
4 GND power_in Ground reference for the device.
5 2A input Data input to buffer 2, rated 0 V to 3.6 V; unused inputs must be held at VCC or GND.
6 1Y output Output of buffer 1, which follows 1A while 1OE is low and goes high-impedance while 1OE is high, with VCC range 0.8 V to 3.6 V.
7 2OE input Active-low output enable for buffer 2: a low level enables 2Y and a high level places 2Y in the high-impedance state, with inputs rated 0 V to 3.6 V.
8 VCC power_in Supply voltage, 0.8 V to 3.6 V recommended operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Logic
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 0.8 3.6 V 4
High-level input voltage VIH 1.6 V VCC = 2.3 V to 2.7 V 4
High-level input voltage VIH 2 V VCC = 3 V to 3.6 V 4
Low-level input voltage VIL 0.7 V VCC = 2.3 V to 2.7 V 4
Low-level input voltage VIL 0.9 V VCC = 3 V to 3.6 V 4
Low-level input voltage VIL 0 V VCC = 0.8 V 4
Input voltage VI 0 3.6 V 4
Output voltage VO 0 V max is VCC 4
High-level output current IOH -20 mA VCC = 0.8 V 4
High-level output current IOH -1.1 mA VCC = 1.1 V 4
High-level output current IOH -1.7 mA VCC = 1.4 V 4
High-level output current IOH -1.9 mA VCC = 1.65 V 4
High-level output current IOH -3.1 mA VCC = 2.3 V 4
High-level output current IOH -4 mA VCC = 3 V 4
Low-level output current IOL 20 mA VCC = 0.8 V 4
Low-level output current IOL 1.1 mA VCC = 1.1 V 4
Low-level output current IOL 1.7 mA VCC = 1.4 V 4
Low-level output current IOL 1.9 mA VCC = 1.65 V 4
Low-level output current IOL 3.1 mA VCC = 2.3 V 4
Low-level output current IOL 4 mA VCC = 3 V 4
Input transition rise or fall rate Δt/Δv 200 ns/V VCC = 0.8 V to 3.6 V 4
Operating free-air temperature TA -40 85 °C 4
Supply voltage range VCC -0.5 4.6 V 3
Input voltage range VI -0.5 4.6 V 3
Voltage range applied to any output in the high-impedance or power-off state VO -0.5 4.6 V 3
Output voltage range in the high or low state VO -0.5 V max is VCC + 0.5 V 3
Input clamp current IIK -50 mA VI < 0 3
Output clamp current IOK -50 mA VO < 0 3
Continuous output current IO -20 20 mA 3
Continuous current through VCC or GND -50 50 mA 3
Package thermal impedance (DCU package) θJA 220 °C/W DCU package, per JESD 51-7 3
Storage temperature range Tstg -65 150 °C 3
High-level output voltage VOH 1.03 V IOH = -1.7 mA, VCC = 1.4 V, TA = -40°C to 85°C 5
High-level output voltage VOH 1.3 V IOH = -1.9 mA, VCC = 1.65 V, TA = -40°C to 85°C 5
High-level output voltage VOH 1.97 V IOH = -2.3 mA, VCC = 2.3 V, TA = -40°C to 85°C 5
High-level output voltage VOH 1.85 V IOH = -3.1 mA, VCC = 2.3 V, TA = -40°C to 85°C 5
High-level output voltage VOH 2.67 V IOH = -2.7 mA, VCC = 3 V, TA = -40°C to 85°C 5
High-level output voltage VOH 2.55 V IOH = -4 mA, VCC = 3 V, TA = -40°C to 85°C 5
Low-level output voltage VOL 0.37 V IOL = 1.7 mA, VCC = 1.4 V, TA = -40°C to 85°C 5
Low-level output voltage VOL 0.35 V IOL = 1.9 mA, VCC = 1.65 V, TA = -40°C to 85°C 5
Low-level output voltage VOL 0.33 V IOL = 2.3 mA, VCC = 2.3 V, TA = -40°C to 85°C 5
Low-level output voltage VOL 0.45 V IOL = 3.1 mA, VCC = 2.3 V, TA = -40°C to 85°C 5
Low-level output voltage VOL 0.1 V IOL = 20 mA, VCC = 0.8 V to 3.6 V, TA = -40°C to 85°C 5
Input current (A or B input) II 0.5 mA VI = GND to 3.6 V, VCC = 0 V to 3.6 V, TA = -40°C to 85°C 5
Partial-power-down current Ioff 0.6 mA VI or VO = 0 V to 3.6 V, VCC = 0 V, TA = -40°C to 85°C 5
Partial-power-down current change ΔIoff 0.6 mA VI or VO = 0 V to 3.6 V, VCC = 0 V to 0.2 V, TA = -40°C to 85°C 5
Quiescent supply current ICC 0.9 mA VI = GND or VCC, IO = 0, VCC = 0.8 V to 3.6 V, TA = -40°C to 85°C 5
Additional quiescent supply current change ΔICC 50 mA VI = VCC, 0.6 V, IO = 0, VCC = 3.3 V, TA = -40°C to 85°C 5
Propagation delay A or B to Y (VCC = 1.2 V ± 0.1 V) tpd 17.2 ns CL = 10 pF, TA = -40°C to 85°C 6
Propagation delay A or B to Y (VCC = 1.5 V ± 0.1 V) tpd 11.3 ns CL = 10 pF, TA = -40°C to 85°C 6
Propagation delay A or B to Y (VCC = 1.8 V ± 0.15 V) tpd 9 ns CL = 10 pF, TA = -40°C to 85°C 6
Propagation delay A or B to Y (VCC = 2.5 V ± 0.2 V) tpd 6.1 ns CL = 10 pF, TA = -40°C to 85°C 6
Propagation delay A or B to Y (VCC = 3.3 V ± 0.3 V) tpd 4.7 ns CL = 10 pF, TA = -40°C to 85°C 6

CAD (KiCad official)

  • Symbol: SN74AUP2G240DCUR
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: sn74aup2g240dcur-etched.step / sn74aup2g240dcur-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74aup2g240dcur.step / sn74aup2g240dcur.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 28311cca7b0bea93, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF