component

SN74AUP1T02DCKR

Public Made by Adom

by adom

Texas Instruments Logic Gates, SC-70-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74aup1t02dckrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sn74aup1t02dckr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
sn74aup1t02dckr-etched.glb Publish 0.1.0 · Ray 1d ago
sn74aup1t02dckr-etched.step sn74aup1t02dckr: factory component page (tier=mfr) · Ray 1d ago
sn74aup1t02dckr-hero.glb sn74aup1t02dckr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn74aup1t02dckr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sn74aup1t02dckr.glb Publish 0.1.0 · Ray 1d ago
sn74aup1t02dckr.kicad_mod Publish 0.1.0 · Ray 1d ago
sn74aup1t02dckr.kicad_sym Publish 0.1.0 · Ray 1d ago
sn74aup1t02dckr.lbr Publish 0.1.0 · Ray 1d ago
sn74aup1t02dckr.step Publish 0.1.0 · Ray 1d ago

SN74AUP1T02DCKR

Texas Instruments · Logic Gates · SC-70-5

SN74AUP1T02DCKR from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Gate input A with a Schmitt-trigger input that accepts 1.8-V LVCMOS levels, with VI from 0 V to 3.6 V and unused inputs held at VCC or GND.
2 B input Gate input B with a Schmitt-trigger input that accepts 1.8-V LVCMOS levels, with VI from 0 V to 3.6 V and unused inputs held at VCC or GND.
3 GND power_in Ground pin, with continuous current through VCC or GND limited to ±50 mA.
4 Y output NOR gate output (Y = A + B inverted) referenced to VCC CMOS levels, with 4 mA drive at VCC = 3 V and continuous output current limited to ±20 mA.
5 VCC power_in Supply voltage pin, recommended 2.3 V to 3.6 V and absolute maximum 4.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Logic
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 4.6 V 4
Input voltage range VI -0.5 4.6 V 4
Voltage range applied to any output in the high-impedance or power-off state VO -0.5 4.6 V 4
Output voltage range in the high or low state VO -0.5 V maximum printed as VCC + 0.5 V 4
Input clamp current IIK -50 mA VI < 0 4
Output clamp current IOK -50 mA VO < 0 4
Continuous output current IO -20 20 mA 4
Continuous current through VCC or GND -50 50 mA 4
Storage temperature range Tstg -65 150 °C 4
Supply voltage VCC 2.3 3.6 V 4
Input voltage VI 0 3.6 V 4
Output voltage VO 0 V maximum printed as VCC 4
High-level output current IOH -3.1 mA VCC = 2.3 V 4
High-level output current IOH -4 mA VCC = 3 V 4
Low-level output current IOL 3.1 mA VCC = 2.3 V 4
Low-level output current IOL 4 mA VCC = 3 V 4
Operating free-air temperature TA -40 85 °C 4
Positive-going input threshold voltage VT+ 0.6 1.1 V VCC = 2.3 V to 2.7 V 5
Positive-going input threshold voltage VT+ 0.75 1.16 1.19 V VCC = 3 V to 3.6 V 5
Negative-going input threshold voltage VT- 0.35 0.6 V VCC = 2.3 V to 2.7 V 5
Negative-going input threshold voltage VT- 0.5 0.85 V VCC = 3 V to 3.6 V 5
Hysteresis (VT+ - VT-) dVT 0.1 0.6 V VCC = 2.3 V to 2.7 V 5
Hysteresis (VT+ - VT-) dVT 0.15 0.56 V VCC = 3 V to 3.6 V 5
High-level output voltage VOH 1.97 2.05 V IOH = -2.3 mA, VCC = 2.3 V 5
High-level output voltage VOH 1.85 1.9 V IOH = -3.1 mA, VCC = 2.3 V 5
High-level output voltage VOH 2.67 2.72 V IOH = -2.7 mA, VCC = 3 V 5
High-level output voltage VOH 2.55 2.6 V IOH = -4 mA, VCC = 3 V 5
Low-level output voltage VOL 0.1 V IOL = 20 mA, VCC = 2.3 V to 3.6 V 5
Low-level output voltage VOL 0.33 V IOL = 2.3 mA, VCC = 2.3 V 5
Low-level output voltage VOL 0.45 V IOL = 3.1 mA, VCC = 2.3 V 5
Input leakage current II 0.5 mA VI = 3.6 V or GND, VCC = 0 V to 3.6 V 5
Power-off leakage current Ioff 0.5 mA VI or VO = 0 V to 3.6 V, VCC = 0 V 5
Change in power-off leakage current dIoff 0.5 mA VI or VO = 3.6 V, VCC = 0 V to 0.2 V 5
Quiescent supply current ICC 0.9 mA VI = 3.6 V or GND, IO = 0, VCC = 2.3 V to 3.6 V 5
Maximum change in ICC per input at one input at 0.3 V or 1.1 V, other inputs at 0 or VCC dICC 4 mA One input at 0.3 V or 1.1 V, VCC = 2.3 V to 2.7 V, IO = 0 5
Maximum change in ICC per input at one input at 0.45 V or 1.2 V, other inputs at 0 or VCC dICC 12 mA One input at 0.45 V or 1.2 V, VCC = 3 V to 3.6 V, IO = 0 5
Propagation delay A or B to Y, VCC = 2.5 V, VI = 1.8 V, 5 pF tpd 1.8 2.3 6.8 ns VCC = 2.5 V ± 0.2 V, VI = 1.8 V ± 0.15 V, CL = 5 pF 5
Propagation delay A or B to Y, VCC = 2.5 V, VI = 1.8 V, 10 pF tpd 2.3 2.8 7.9 ns VCC = 2.5 V ± 0.2 V, VI = 1.8 V ± 0.15 V, CL = 10 pF 5
Propagation delay A or B to Y, VCC = 2.5 V, VI = 1.8 V, 15 pF tpd 2.6 3.1 8.7 ns VCC = 2.5 V ± 0.2 V, VI = 1.8 V ± 0.15 V, CL = 15 pF 5
Propagation delay A or B to Y, VCC = 2.5 V, VI = 1.8 V, 30 pF tpd 3.8 4.4 10.8 ns VCC = 2.5 V ± 0.2 V, VI = 1.8 V ± 0.15 V, CL = 30 pF 5
Propagation delay A or B to Y, VCC = 2.5 V, VI = 2.5 V, 5 pF tpd 1.8 2.3 6 ns VCC = 2.5 V ± 0.2 V, VI = 2.5 V ± 0.2 V, CL = 5 pF 6
Propagation delay A or B to Y, VCC = 2.5 V, VI = 2.5 V, 10 pF tpd 2.2 2.8 7.1 ns VCC = 2.5 V ± 0.2 V, VI = 2.5 V ± 0.2 V, CL = 10 pF 6
Propagation delay A or B to Y, VCC = 2.5 V, VI = 2.5 V, 15 pF tpd 2.6 3.2 7.9 ns VCC = 2.5 V ± 0.2 V, VI = 2.5 V ± 0.2 V, CL = 15 pF 6
Propagation delay A or B to Y, VCC = 2.5 V, VI = 2.5 V, 30 pF tpd 3.7 4.4 10 ns VCC = 2.5 V ± 0.2 V, VI = 2.5 V ± 0.2 V, CL = 30 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 1.8 V, 5 pF tpd 1.6 2 8 ns VCC = 3.3 V ± 0.3 V, VI = 1.8 V ± 0.15 V, CL = 5 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 1.8 V, 10 pF tpd 2 2.4 8.5 ns VCC = 3.3 V ± 0.3 V, VI = 1.8 V ± 0.15 V, CL = 10 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 1.8 V, 15 pF tpd 2.3 2.8 9.1 ns VCC = 3.3 V ± 0.3 V, VI = 1.8 V ± 0.15 V, CL = 15 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 1.8 V, 30 pF tpd 3.4 3.9 9.8 ns VCC = 3.3 V ± 0.3 V, VI = 1.8 V ± 0.15 V, CL = 30 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 2.5 V, 5 pF tpd 1.6 1.9 5.3 ns VCC = 3.3 V ± 0.3 V, VI = 2.5 V ± 0.2 V, CL = 5 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 2.5 V, 10 pF tpd 2 2.3 6.1 ns VCC = 3.3 V ± 0.3 V, VI = 2.5 V ± 0.2 V, CL = 10 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 2.5 V, 15 pF tpd 2.3 2.7 6.8 ns VCC = 3.3 V ± 0.3 V, VI = 2.5 V ± 0.2 V, CL = 15 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 2.5 V, 30 pF tpd 3.4 3.8 8.5 ns VCC = 3.3 V ± 0.3 V, VI = 2.5 V ± 0.2 V, CL = 30 pF 6
Propagation delay A or B to Y, VCC = 3.3 V, VI = 3.3 V, 5 pF tpd 1.6 2.1 4.7 ns VCC = 3.3 V ± 0.3 V, VI = 3.3 V ± 0.3 V, CL = 5 pF 7
Propagation delay A or B to Y, VCC = 3.3 V, VI = 3.3 V, 10 pF tpd 2 2.4 5.7 ns VCC = 3.3 V ± 0.3 V, VI = 3.3 V ± 0.3 V, CL = 10 pF 7
Propagation delay A or B to Y, VCC = 3.3 V, VI = 3.3 V, 15 pF tpd 2.3 2.7 6.2 ns VCC = 3.3 V ± 0.3 V, VI = 3.3 V ± 0.3 V, CL = 15 pF 7
Propagation delay A or B to Y, VCC = 3.3 V, VI = 3.3 V, 30 pF tpd 3.4 3.8 7.8 ns VCC = 3.3 V ± 0.3 V, VI = 3.3 V ± 0.3 V, CL = 30 pF 7
Input capacitance Ci 1.5 pF VI = VCC or GND, VCC = 3.3 V 5
Output capacitance Co 3 pF VO = VCC or GND, VCC = 3.3 V 5
Power dissipation capacitance Cpd 4 pF f = 10 MHz, VCC = 2.5 V, TA = 25°C 7
Power dissipation capacitance Cpd 5 pF f = 10 MHz, VCC = 3.3 V, TA = 25°C 7
Package thermal impedance, DCK package qJA 259 °C/W DCK package 4

CAD (KiCad official)

  • Symbol: SN74AUP1T02DCKR
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: sn74aup1t02dckr-etched.step / sn74aup1t02dckr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74aup1t02dckr.step / sn74aup1t02dckr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 cc47f0d8ace50728, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF