main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn74aup1g14drlr: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago
sn74aup1g14drlr-etched.glb Publish 0.1.0 · Ray 2d ago
sn74aup1g14drlr-etched.step sn74aup1g14drlr: factory component page (tier=mfr) · Ray 2d ago
sn74aup1g14drlr-hero.glb sn74aup1g14drlr: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
sn74aup1g14drlr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn74aup1g14drlr.glb Publish 0.1.0 · Ray 2d ago
sn74aup1g14drlr.kicad_mod Publish 0.1.0 · Ray 2d ago
sn74aup1g14drlr.kicad_sym Publish 0.1.0 · Ray 2d ago
sn74aup1g14drlr.lbr Publish 0.1.0 · Ray 2d ago
sn74aup1g14drlr.step Publish 0.1.0 · Ray 2d ago

SN74AUP1G14DRLR

Texas Instruments · Inverters · SOT-553

SN74AUP1G14DRLR from Texas Instruments, in a SOT-553. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection on the DRL package, so this pin can be left unconnected.
2 A input Schmitt-trigger logic input; the features list states the inputs are 3.6-V I/O tolerant, with VCC range 0.8 V to 3.6 V.
3 GND power_in Ground reference for the device.
4 Y output Inverted logic output; at VCC = 3 V the recommended output drive is IOH −4 mA and IOL 4 mA.
5 VCC power_in Positive supply; the recommended operating supply range is 0.8 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-553
Category Logic ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 4.6 V 4
Input voltage VI -0.5 4.6 V 4
Voltage range applied to any output in the high-impedance or power-off state VO -0.5 4.6 V 4
Voltage range applied to any output in the high or low state VO -0.5 V upper limit VCC + 0.5 V 4
Input clamp current IIK -50 mA VI < 0 4
Output clamp current IOK -50 mA VO < 0 4
Continuous output current IO -20 20 mA 4
Continuous current through VCC or GND -50 50 mA 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
Supply voltage VCC 0.8 3.6 V 4
Input voltage VI 0 3.6 V 4
Output voltage VO 0 V upper limit VCC 4
High-level output current IOH -20 µA VCC = 0.8 V 4
High-level output current IOH -1.1 mA VCC = 1.1 V 4
High-level output current IOH -1.7 mA VCC = 1.4 V 4
High-level output current IOH -1.9 mA VCC = 1.65 V 4
High-level output current IOH -3.1 mA VCC = 2.3 V 4
High-level output current IOH -4 mA VCC = 3 V 4
Low-level output current IOL 20 µA VCC = 0.8 V 4
Low-level output current IOL 1.1 mA VCC = 1.1 V 4
Low-level output current IOL 1.7 mA VCC = 1.4 V 4
Low-level output current IOL 1.9 mA VCC = 1.65 V 4
Low-level output current IOL 3.1 mA VCC = 2.3 V 4
Low-level output current IOL 4 mA VCC = 3 V 4
Operating free-air temperature TA -40 85 °C 4
Junction-to-ambient thermal resistance RθJA 324.4 °C/W DRL (SOT) package 5
Junction-to-case (top) thermal resistance RθJC(top) 156.7 °C/W DRL (SOT) package 5
Junction-to-board thermal resistance RθJB 172.9 °C/W DRL (SOT) package 5
Junction-to-top characterization parameter ψJT 21.6 °C/W DRL (SOT) package 5
Junction-to-board characterization parameter ψJB 173.6 °C/W DRL (SOT) package 5
Positive-going input threshold voltage VT+ 0.3 0.6 V TA = 25°C; VCC = 0.8 V 5
Positive-going input threshold voltage VT+ 0.53 0.9 V TA = 25°C; VCC = 1.1 V 5
Positive-going input threshold voltage VT+ 0.74 1.11 V TA = 25°C; VCC = 1.4 V 5
Positive-going input threshold voltage VT+ 0.91 1.29 V TA = 25°C; VCC = 1.65 V 5
Positive-going input threshold voltage VT+ 1.37 1.77 V TA = 25°C; VCC = 2.3 V 5
Positive-going input threshold voltage VT+ 1.88 2.29 V TA = 25°C; VCC = 3 V 5
Negative-going input threshold voltage VT- 0.1 0.6 V TA = 25°C; VCC = 0.8 V 5
Negative-going input threshold voltage VT- 0.26 0.65 V TA = 25°C; VCC = 1.1 V 5
Negative-going input threshold voltage VT- 0.39 0.75 V TA = 25°C; VCC = 1.4 V 5
Negative-going input threshold voltage VT- 0.47 0.84 V TA = 25°C; VCC = 1.65 V 5
Negative-going input threshold voltage VT- 0.69 1.04 V TA = 25°C; VCC = 2.3 V 5
Negative-going input threshold voltage VT- 0.88 1.24 V TA = 25°C; VCC = 3 V 5
High-level output voltage VOH 1.11 V IOH = -1.7 mA; TA = 25°C; VCC = 1.4 V 6
High-level output voltage VOH 1.32 V IOH = -1.9 mA; TA = 25°C; VCC = 1.65 V 6
High-level output voltage VOH 2.05 V IOH = -2.3 mA; TA = 25°C; VCC = 2.3 V 6
High-level output voltage VOH 2.6 V IOH = -4 mA; TA = 25°C; VCC = 3 V 6
Low-level output voltage VOL 0.31 V IOL = 1.7 mA; TA = 25°C; VCC = 1.4 V 6
Low-level output voltage VOL 0.44 V IOL = 4 mA; TA = 25°C; VCC = 3 V 6
Static supply current ICC 0.5 µA VI = GND or (VCC to 3.6 V); IO = 0; TA = 25°C; VCC 0.8 V to 3.6 V 7
Static supply current ICC 0.9 µA VI = GND or (VCC to 3.6 V); IO = 0; TA = -40°C to +85°C; VCC 0.8 V to 3.6 V 7
Additional static supply current ΔICC 40 µA VI = VCC, 0.6 V; IO = 0; TA = 25°C; VCC 3.3 V 7
Additional static supply current ΔICC 50 µA VI = VCC, 0.6 V; IO = 0; TA = -40°C to +85°C; VCC 3.3 V 7
A input leakage current II 0.1 µA VI = GND to 3.6 V; TA = 25°C; VCC 0 V to 3.6 V 6
A input leakage current II 0.5 µA VI = GND to 3.6 V; TA = -40°C to +85°C; VCC 0 V to 3.6 V 6
Power-off leakage current IOFF 0.2 µA VI or VO = 0 V to 3.6 V; TA = 25°C; VCC 0 V 6
Power-off leakage current IOFF 0.6 µA VI or VO = 0 V to 3.6 V; TA = -40°C to +85°C; VCC 0 V 6
Input capacitance CI 1.5 pF VI = VCC or GND; TA = -40°C to +85°C; VCC 0 V to 3.6 V 7

CAD (KiCad official)

  • Symbol: SN74AUP1G14DRLR
  • Footprint: Package_TO_SOT_SMD:SOT-553
  • 3D model: SOT-553 (KiCad packages3D, STEP)
  • 3D model files: sn74aup1g14drlr-etched.step / sn74aup1g14drlr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74aup1g14drlr.step / sn74aup1g14drlr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 4ad620c4a7a12ddf, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF