main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn74aup1g04dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers sn74aup1g04dbvr: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json sn74aup1g04dbvr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray 14d ago
README.md sn74aup1g04dbvr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
sn74aup1g04dbvr-etched.fit.json sn74aup1g04dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
sn74aup1g04dbvr-etched.glb sn74aup1g04dbvr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray 14d ago
sn74aup1g04dbvr-etched.step sn74aup1g04dbvr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray 14d ago
sn74aup1g04dbvr.glb Publish 0.1.0 · Ray 1mo ago
sn74aup1g04dbvr.kicad_mod Publish 0.1.0 · Ray 1mo ago
sn74aup1g04dbvr.kicad_sym Publish 0.1.0 · Ray 1mo ago
sn74aup1g04dbvr.lbr Publish 0.1.0 · Ray 1mo ago
sn74aup1g04dbvr.step Publish 0.1.0 · Ray 1mo ago

SN74AUP1G04DBVR

Texas Instruments · Inverters · SOT-23-5

SN74AUP1G04DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection. Leave floating or tie to GND/VCC per board convention.
2 A input Logic input A to the inverter. CMOS input with hysteresis (Vhys = 250 mV typ at 3.3 V), 3.6-V tolerant. Drives output Y such that Y = ~A.
3 GND power_in Device ground (0 V) reference.
4 Y output Inverter push-pull CMOS output, Y = ~A. Drive strength scales with VCC (e.g. IOH/IOL ≈ ±4 mA at VCC = 3 V, ±1.9 mA at 1.65 V).
5 VCC power_in Positive supply, 0.8 V to 3.6 V recommended (4.6 V absolute max). Bypass with a 0.1 µF ceramic capacitor to GND close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Logic
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • SN74AUP1G04DBVR
  • SN74AUP1G04DBVRDBVT
  • SN74AUP1G04DBVRDCKR
  • SN74AUP1G04DBVRDCKT
  • SN74AUP1G04DBVRDRLR
  • SN74AUP1G04DBVRDRYR
  • SN74AUP1G04DBVRDSFR
  • SN74AUP1G04DBVRYFPR
  • SN74AUP1G04DBVRDPW

CAD (KiCad official)

  • Symbol: SN74AUP1G04DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: sn74aup1g04dbvr-etched.step / sn74aup1g04dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74aup1g04dbvr.step / sn74aup1g04dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 a80e0053cc51a13d, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF