Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AUP1G00DBVR

Texas Instruments · Logic Gates · SOT-23-5

SN74AUP1G00DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Input A, accepts digital logic signals from 0V to 3.6V for positive-NAND gate operation.
2 B input Input B, accepts digital logic signals from 0V to 3.6V for positive-NAND gate operation.
3 GND power_in Ground, provides 0V reference for digital logic and power circuits.
4 Y output Output Y, provides NAND gate logic result (Y = A × B in positive logic) with maximum continuous current rating of 20mA.
5 VCC power_in Power supply pin, requires 0.8V to 3.6V operating voltage with maximum quiescent current of 0.9µA and 0.1µF bypass capacitor recommended.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Logic
Pins 5

CAD (KiCad official)

  • Symbol: SN74AUP1G00DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: sn74aup1g00dbvr-etched.step / sn74aup1g00dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74aup1g00dbvr.step / sn74aup1g00dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 3649cd7d6852d6a5, retrieved 2026-09-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF