Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AS30DR

Texas Instruments · Logic Gates · SOIC-14

SN74AS30DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input NAND gate input A, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
2 B input NAND gate input B, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
3 C input NAND gate input C, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
4 D input NAND gate input D, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
5 E input NAND gate input E, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
6 F input NAND gate input F, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
7 GND power_in Ground reference for the device.
8 Y output NAND gate output, low only when all inputs A-H are high, rated for IOH of -2 mA and IOL of 20 mA for the 'AS30.
9 N.C. unconnected No internal connection.
10 N.C. unconnected No internal connection.
11 G input NAND gate input G, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
12 H input NAND gate input H, with VIH min 2 V, VIL max 0.8 V and input voltage range of -0.5 V to 7 V.
13 N.C. unconnected No internal connection.
14 VCC power_in Supply voltage, recommended 4.5 V to 5.5 V (nominal 5 V), absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74AS30DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74as30dr-etched.step / sn74as30dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74as30dr.step / sn74as30dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 3d6478e4f4ae66a6, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF