main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5h ago
viewers sn74as1000an: viewers · Ray 5h ago
package.json Publish 0.1.0 · Ray 5h ago
page.json Set visibility: public · Ray 5h ago
README.md Publish 0.1.0 · Ray 5h ago
sn74as1000an-etched.glb Publish 0.1.0 · Ray 5h ago
sn74as1000an-etched.step sn74as1000an: factory component page (tier=mfr) · Ray 5h ago
sn74as1000an-hero.glb sn74as1000an: hero GLB from the etched model (keeps the MPN mark) · Ray 5h ago
sn74as1000an-hero.overlay.json Publish 0.1.0 · Ray 5h ago
sn74as1000an.glb Publish 0.1.0 · Ray 5h ago
sn74as1000an.kicad_mod Publish 0.1.0 · Ray 5h ago
sn74as1000an.kicad_sym Publish 0.1.0 · Ray 5h ago
sn74as1000an.lbr Publish 0.1.0 · Ray 5h ago
sn74as1000an.step Publish 0.1.0 · Ray 5h ago
verification.json Verified: Published by the parts factory: tier mfr, 14 pins · Ray 5h ago

SN74AS1000AN

Texas Instruments · Gates · PDIP-14

SN74AS1000AN from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
2 1B input Gate 1 input B of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
3 1Y output Gate 1 output, high capacitive-drive; IOH −48 mA and IOL 48 mA for SN74AS1000A.
4 2A input Gate 2 input A of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
5 2B input Gate 2 input B of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
6 2Y output Gate 2 output, high capacitive-drive; IOH −48 mA and IOL 48 mA for SN74AS1000A.
7 GND power_in Ground pin.
8 3Y output Gate 3 output, high capacitive-drive; IOH −48 mA and IOL 48 mA for SN74AS1000A.
9 3A input Gate 3 input A of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
10 3B input Gate 3 input B of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
11 4Y output Gate 4 output, high capacitive-drive; IOH −48 mA and IOL 48 mA for SN74AS1000A.
12 4A input Gate 4 input A of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
13 4B input Gate 4 input B of the 2-input positive-NAND driver; VIH min 2 V, VIL max 0.8 V.
14 VCC power_in Supply voltage, 4.5 V to 5.5 V recommended (5 V nominal), 7 V absolute maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 7 V 2
Input voltage VI 7 V 2
Operating free-air temperature range TA 0 70 °C SN74AS1000A 2
Storage temperature range Tstg -65 150 °C 2
Supply voltage VCC 4.5 5 5.5 V SN74AS1000A 2
High-level input voltage VIH 2 V SN74AS1000A 2
Low-level input voltage VIL 0.8 V SN74AS1000A 2
High-level output current IOH -48 mA SN74AS1000A 2
Low-level output current IOL 48 mA SN74AS1000A 2
Operating free-air temperature TA 0 70 °C SN74AS1000A 2
Input clamp voltage VIK -1.2 V VCC = 4.5 V, II = −18 mA 2
High-level output voltage VOH -2 V VCC = 4.5 V to 5.5 V, IOH = −2 mA (min printed as VCC −2) 2
High-level output voltage VOH 2.4 3.2 V VCC = 4.5 V, IOH = −3 mA 2
High-level output voltage VOH 2 V VCC = 4.5 V, IOH = −48 mA 2
Low-level output voltage VOL 0.35 0.5 V VCC = 4.5 V, IOL = 48 mA 2
Input current at max input voltage II 0.1 mA VCC = 5.5 V, VI = 7 V 2
High-level input current IIH 20 µA VCC = 5.5 V, VI = 2.7 V 2
Low-level input current IIL -0.5 mA VCC = 5.5 V, VI = 0.4 V 2
Output current IO -50 -200 mA VCC = 5.5 V, VO = 2.25 V 2
Supply current, outputs high ICCH 2.2 3.5 mA VCC = 5.5 V, VI = 0 2
Supply current, outputs low ICCL 12 19 mA VCC = 5.5 V, VI = 4.5 V 2
Propagation delay time, low-to-high, A or B to Y tPLH 1 4 ns VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 3
Propagation delay time, high-to-low, A or B to Y tPHL 1 4 ns VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 3

CAD (KiCad official)

  • Symbol: SN74AS1000AN
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74as1000an-etched.step / sn74as1000an-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74as1000an.step / sn74as1000an.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 f3830e8b52ffd45d, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF