component

SN74AS08N

Public Made by Adom

by adom

Texas Instruments Gates, PDIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icssn74as08nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
sn74as08n / README.md
History Download
Ray Publish 0.1.0 cb07407 2d ago

SN74AS08N

Texas Instruments · Gates · PDIP-14

SN74AS08N from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input A of gate 1; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
2 1B input Data input B of gate 1; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
3 1Y output Output of gate 1 (Y = A • B); the SN74AS08 rates IOH at −2 mA maximum and IOL at 20 mA maximum.
4 2A input Data input A of gate 2; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
5 2B input Data input B of gate 2; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
6 2Y output Output of gate 2 (Y = A • B); the SN74AS08 rates IOH at −2 mA maximum and IOL at 20 mA maximum.
7 GND power_in Ground reference pin; the datasheet gives no separate electrical limit for this pin.
8 3Y output Output of gate 3 (Y = A • B); the SN74AS08 rates IOH at −2 mA maximum and IOL at 20 mA maximum.
9 3A input Data input A of gate 3; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
10 3B input Data input B of gate 3; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
11 4Y output Output of gate 4 (Y = A • B); the SN74AS08 rates IOH at −2 mA maximum and IOL at 20 mA maximum.
12 4A input Data input A of gate 4; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
13 4B input Data input B of gate 4; VIH minimum is 2 V, VIL maximum is 0.8 V, and the input voltage absolute maximum is 7 V.
14 VCC power_in Supply pin; recommended supply is 4.5 V to 5.5 V (nominal 5 V) with an absolute maximum of 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 4.5 5 5.5 V 3
High-level input voltage VIH 2 V 3
Low-level input voltage VIL 0.8 V 3
High-level output current IOH -2 mA 3
Low-level output current IOL 20 mA 3
Operating free-air temperature (SN74AS08) TA 0 70 °C 3
Supply voltage VCC 7 V 2
Input voltage VI 7 V 2
Operating free-air temperature range (SN74AS08) TA 0 70 °C 2
Storage temperature range -65 150 °C 2
Input clamp voltage VIK -1.2 V VCC = 4.5 V, II = −18 mA 3
Low-level output voltage VOL 0.35 0.5 V VCC = 4.5 V, IOL = 20 mA 3
Input current at maximum input voltage II 0.1 mA VCC = 5.5 V, VI = 7 V 3
High-level input current IIH 20 µA VCC = 5.5 V, VI = 2.7 V 3
Low-level input current IIL -0.5 mA VCC = 5.5 V, VI = 0.4 V 3
Output current IO -30 -112 mA VCC = 5.5 V, VO = 2.25 V 3
Supply current, outputs high ICCH 5.8 9.3 mA VCC = 5.5 V, VI = 4.5 V 3
Supply current, outputs low ICCL 14.9 24 mA VCC = 5.5 V, VI = 0 3
Propagation delay time, low-to-high-level output (A or B to Y) tPLH 1 5.5 ns VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 4
Propagation delay time, high-to-low-level output (A or B to Y) tPHL 1 5.5 ns VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 4

CAD (KiCad official)

  • Symbol: SN74AS08N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74as08n-etched.step / sn74as08n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74as08n.step / sn74as08n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 6a4d228d7dfb91ec, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF