Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ALVCH374PWR

Texas Instruments · Flip Flops · TSSOP-20

SN74ALVCH374PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Buffered output-enable input; low level enables outputs, high level places outputs in high-impedance state.
2 1Q tri_state Q output of flip-flop 1; 3-state output controlled by OE.
3 1D input D data input for flip-flop 1; captured on positive clock transition.
4 2D input D data input for flip-flop 2; captured on positive clock transition.
5 2Q tri_state Q output of flip-flop 2; 3-state output controlled by OE.
6 3Q tri_state Q output of flip-flop 3; 3-state output controlled by OE.
7 3D input D data input for flip-flop 3; captured on positive clock transition.
8 4D input D data input for flip-flop 4; captured on positive clock transition.
9 4Q tri_state Q output of flip-flop 4; 3-state output controlled by OE.
10 GND power_in Ground reference.
11 CLK input Clock input; positive edge-triggered; Q outputs are set to data input logic levels on positive transition.
12 5Q tri_state Q output of flip-flop 5; 3-state output controlled by OE.
13 5D input D data input for flip-flop 5; captured on positive clock transition.
14 6D input D data input for flip-flop 6; captured on positive clock transition.
15 6Q tri_state Q output of flip-flop 6; 3-state output controlled by OE.
16 7Q tri_state Q output of flip-flop 7; 3-state output controlled by OE.
17 7D input D data input for flip-flop 7; captured on positive clock transition.
18 8D input D data input for flip-flop 8; captured on positive clock transition.
19 8Q tri_state Q output of flip-flop 8; 3-state output controlled by OE.
20 VCC power_in Supply voltage input; recommended operating range 1.65 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74ALVCH374PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74alvch374pwr-etched.step / sn74alvch374pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74alvch374pwr.step / sn74alvch374pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 c3eb870efbcceffd, retrieved 2026-09-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF