Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ALVCH245PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

SN74ALVCH245PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIR input Direction control input; low selects B→A, high selects A→B data transmission.
2 A1 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
3 A2 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
4 A3 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
5 A4 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
6 A5 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
7 A6 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
8 A7 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
9 A8 tri_state A-bus data I/O pin with 3-state output and bus-hold circuitry on input.
10 GND power_in Ground, supply return path.
11 B8 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
12 B7 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
13 B6 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
14 B5 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
15 B4 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
16 B3 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
17 B2 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
18 B1 tri_state B-bus data I/O pin with 3-state output and bus-hold circuitry on input.
19 OE input Output enable control input (active low); places outputs in high impedance when high, isolating the buses.
20 VCC power_in Positive supply voltage input; operating range 1.65 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74ALVCH245PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74alvch245pwr-etched.step / sn74alvch245pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74alvch245pwr.step / sn74alvch245pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 1ad72c67e1aa5cde, retrieved 2026-10-07, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF