Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ALVC126PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

SN74ALVC126PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input for buffer 1; when low, output 1Y is high impedance; when high, 1Y follows 1A.
2 1A input Data input for buffer 1; propagates to output 1Y when 1OE is high.
3 1Y tri_state 3-state output for buffer 1; follows 1A when 1OE is high, high impedance when 1OE is low.
4 2OE input Output enable input for buffer 2; when low, output 2Y is high impedance; when high, 2Y follows 2A.
5 2A input Data input for buffer 2; propagates to output 2Y when 2OE is high.
6 2Y tri_state 3-state output for buffer 2; follows 2A when 2OE is high, high impedance when 2OE is low.
7 GND power_in Ground; power supply return.
8 3Y tri_state 3-state output for buffer 3; follows 3A when 3OE is high, high impedance when 3OE is low.
9 3A input Data input for buffer 3; propagates to output 3Y when 3OE is high.
10 3OE input Output enable input for buffer 3; when low, output 3Y is high impedance; when high, 3Y follows 3A.
11 4Y tri_state 3-state output for buffer 4; follows 4A when 4OE is high, high impedance when 4OE is low.
12 4A input Data input for buffer 4; propagates to output 4Y when 4OE is high.
13 4OE input Output enable input for buffer 4; when low, output 4Y is high impedance; when high, 4Y follows 4A.
14 VCC power_in Positive supply voltage; operates from 1.65 V to 3.6 V, ±100 mA continuous maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ALVC126PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74alvc126pwr-etched.step / sn74alvc126pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74alvc126pwr.step / sn74alvc126pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 1dcb518223ff992f, retrieved 2026-09-26, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF