main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sn74alvc125pw: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/sn74alvc125pw · Ray 1d ago
sn74alvc125pw-etched.glb sn74alvc125pw: factory component page (tier=mfr) · Ray 1d ago
sn74alvc125pw-etched.step sn74alvc125pw: factory component page (tier=mfr) · Ray 1d ago
sn74alvc125pw-hero.glb Publish 0.1.0 · Ray 1d ago
sn74alvc125pw-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sn74alvc125pw.glb Publish 0.1.0 · Ray 1d ago
sn74alvc125pw.kicad_mod Publish 0.1.0 · Ray 1d ago
sn74alvc125pw.kicad_sym Publish 0.1.0 · Ray 1d ago
sn74alvc125pw.lbr Publish 0.1.0 · Ray 1d ago
sn74alvc125pw.step Publish 0.1.0 · Ray 1d ago

SN74ALVC125PW

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

SN74ALVC125PW from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Buffer 1 output enable input (active low); output 1Y is in high-impedance state when this input is high
2 1A input Buffer 1 data input
3 1Y tri_state Buffer 1 three-state output; follows input 1A when 1OE is low, otherwise high-impedance
4 2OE input Buffer 2 output enable input (active low); output 2Y is in high-impedance state when this input is high
5 2A input Buffer 2 data input
6 2Y tri_state Buffer 2 three-state output; follows input 2A when 2OE is low, otherwise high-impedance
7 GND power_in Ground connection
8 3Y tri_state Buffer 3 three-state output; follows input 3A when 3OE is low, otherwise high-impedance
9 3A input Buffer 3 data input
10 3OE input Buffer 3 output enable input (active low); output 3Y is in high-impedance state when this input is high
11 4Y tri_state Buffer 4 three-state output; follows input 4A when 4OE is low, otherwise high-impedance
12 4A input Buffer 4 data input
13 4OE input Buffer 4 output enable input (active low); output 4Y is in high-impedance state when this input is high
14 VCC power_in Positive supply voltage; 1.65 V to 3.6 V per recommended operating conditions

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ALVC125PW
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74alvc125pw-etched.step / sn74alvc125pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74alvc125pw.step / sn74alvc125pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 526318050da724cd, retrieved 2026-10-06, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF