Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	6d ago
viewers	sn74alvc00ipwrg4q1: viewers · Ray	6d ago
package.json	Publish 0.1.0 · Ray	6d ago
page.json	Set visibility: public · Ray	6d ago
README.md	Publish 0.1.0 · Ray	6d ago
sn74alvc00ipwrg4q1-etched.glb	Publish 0.1.0 · Ray	6d ago
sn74alvc00ipwrg4q1-etched.step	sn74alvc00ipwrg4q1: factory component page (tier=lcsc) · Ray	6d ago
sn74alvc00ipwrg4q1-hero.glb	sn74alvc00ipwrg4q1: hero GLB from the etched model (keeps the MPN mark) · Ray	6d ago
sn74alvc00ipwrg4q1-hero.overlay.json	Publish 0.1.0 · Ray	6d ago
sn74alvc00ipwrg4q1.glb	Publish 0.1.0 · Ray	6d ago
sn74alvc00ipwrg4q1.kicad_mod	Publish 0.1.0 · Ray	6d ago
sn74alvc00ipwrg4q1.kicad_sym	Publish 0.1.0 · Ray	6d ago
sn74alvc00ipwrg4q1.lbr	Publish 0.1.0 · Ray	6d ago
sn74alvc00ipwrg4q1.step	Publish 0.1.0 · Ray	6d ago

SN74ALVC00IPWRG4Q1

Texas Instruments · Logic Gates · TSSOP-14

SN74ALVC00IPWRG4Q1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	1A	input	Input A of gate 1; unused inputs must be held at VCC or GND to ensure proper device operation.
2	1B	input	Input B of gate 1; unused inputs must be held at VCC or GND to ensure proper device operation.
3	1Y	output	Output of gate 1, implementing Y = A • B or Y = A + B in positive logic with ±24 mA drive at 3.3 V.
4	2A	input	Input A of gate 2; unused inputs must be held at VCC or GND to ensure proper device operation.
5	2B	input	Input B of gate 2; unused inputs must be held at VCC or GND to ensure proper device operation.
6	2Y	output	Output of gate 2, implementing Y = A • B or Y = A + B in positive logic with ±24 mA drive at 3.3 V.
7	GND	power_in	Ground reference for the device.
8	3Y	output	Output of gate 3, implementing Y = A • B or Y = A + B in positive logic with ±24 mA drive at 3.3 V.
9	3A	input	Input A of gate 3; unused inputs must be held at VCC or GND to ensure proper device operation.
10	3B	input	Input B of gate 3; unused inputs must be held at VCC or GND to ensure proper device operation.
11	4Y	output	Output of gate 4, implementing Y = A • B or Y = A + B in positive logic with ±24 mA drive at 3.3 V.
12	4A	input	Input A of gate 4; unused inputs must be held at VCC or GND to ensure proper device operation.
13	4B	input	Input B of gate 4; unused inputs must be held at VCC or GND to ensure proper device operation.
14	VCC	power_in	Supply voltage, operating from 1.65 V to 3.6 V.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	TSSOP-14
Category	Logic
Pins	14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Max	Unit	Conditions	Page
Supply voltage	VCC	1.65	3.6	V		2
Operating free-air temperature	TA	-40	85	°C		2
High-level input voltage	VIH	1.7		V	VCC = 2.3 V to 2.7 V	2
High-level input voltage	VIH	2		V	VCC = 2.7 V to 3.6 V	2
Low-level input voltage	VIL		0.7	V	VCC = 2.3 V to 2.7 V	2
Low-level input voltage	VIL		0.8	V	VCC = 2.7 V to 3.6 V	2
Input voltage	VI	0	3.6	V		2
High-level output current	IOH	-4		mA	VCC = 1.65 V	2
High-level output current	IOH	-12		mA	VCC = 2.3 V	2
High-level output current	IOH	-24		mA	VCC = 3 V	2
Low-level output current	IOL		4	mA	VCC = 1.65 V	2
Low-level output current	IOL		12	mA	VCC = 2.3 V	2
Low-level output current	IOL		24	mA	VCC = 3 V	2
Input transition rise or fall rate	Δt/Δv		5	ns/V		2
Supply voltage range	VCC	-0.5	4.6	V		2
Input voltage range	VI	-0.5	4.6	V		2
Input clamp current	IIK	-50		mA	VI < 0	2
Output clamp current	IOK	-50		mA	VO < 0	2
Continuous output current	IO	-50	50	mA		2
Continuous current through VCC or GND		-100	100	mA		2
Package thermal impedance	θJA		113	°C/W	PW package	2
Storage temperature range	Tstg	-65	150	°C		2
High-level output voltage	VOH	1.2		V	IOH = −4 mA, VCC = 1.65 V	3
High-level output voltage	VOH	2		V	IOH = −6 mA, VCC = 2.3 V	3
High-level output voltage	VOH	1.7		V	IOH = −12 mA, VCC = 2.3 V	3
High-level output voltage	VOH	2.2		V	IOH = −12 mA, VCC = 2.7 V	3
High-level output voltage	VOH	2.4		V	IOH = −12 mA, VCC = 3 V	3
Low-level output voltage	VOL		0.2	V	IOL = 100 μA, VCC = 1.65 V to 3.6 V	3
Low-level output voltage	VOL		0.45	V	IOL = 4 mA, VCC = 1.65 V	3
Low-level output voltage	VOL		0.4	V	IOL = 6 mA, VCC = 2.3 V	3
Low-level output voltage	VOL		0.7	V	IOL = 12 mA, VCC = 2.3 V	3
Low-level output voltage	VOL		0.55	V	IOL = 24 mA, VCC = 3 V	3
Input current	II	-5	5	μA	VI = VCC or GND, VCC = 3.6 V	3
Supply current	ICC		10	μA	VI = VCC or GND, IO = 0, VCC = 3.6 V	3
Additional supply current per input	ΔICC		750	μA	One input at VCC − 0.6 V, Other inputs at VCC or GND, VCC = 3 V to 3.6 V	3
Propagation delay time A or B to Y	tpd	1	4.4	ns	VCC = 1.8 V ± 0.15 V	3
Propagation delay time A or B to Y	tpd	1	2.8	ns	VCC = 2.5 V ± 0.2 V	3
Propagation delay time A or B to Y	tpd		3.2	ns	VCC = 2.7 V	3
Propagation delay time A or B to Y	tpd	0.5	3	ns	VCC = 3.3 V ± 0.3 V	3

CAD (KiCad official)

Symbol: SN74ALVC00IPWRG4Q1
Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
3D model: TSSOP-14 (KiCad packages3D, STEP)
3D model files: sn74alvc00ipwrg4q1-etched.step / sn74alvc00ipwrg4q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74alvc00ipwrg4q1.step / sn74alvc00ipwrg4q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (12 pp, sha256 8e741dbc88076586, retrieved 2026-10-17, tier: lcsc)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF