main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers sn74als86dr: viewers · Ray 13d ago
package.json sn74als86dr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 4d ago
page.json sn74als86dr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 4d ago
README.md Publish 0.1.0 · Ray 13d ago
sn74als86dr-etched.glb sn74als86dr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 4d ago
sn74als86dr-etched.step sn74als86dr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 4d ago
sn74als86dr-hero.glb sn74als86dr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 4d ago
sn74als86dr-hero.overlay.json sn74als86dr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 4d ago
sn74als86dr.glb Publish 0.1.0 · Ray 13d ago
sn74als86dr.kicad_mod Publish 0.1.0 · Ray 13d ago
sn74als86dr.kicad_sym Publish 0.1.0 · Ray 13d ago
sn74als86dr.lbr Publish 0.1.0 · Ray 13d ago
sn74als86dr.step Publish 0.1.0 · Ray 13d ago

SN74ALS86DR

Texas Instruments · Logic Gates · SOIC-14

SN74ALS86DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of exclusive-OR gate 1; gate output is Y = A ⊕ B with input 1B.
2 1B input Input B of exclusive-OR gate 1; gate output is Y = A ⊕ B with input 1A.
3 1Y output Output of exclusive-OR gate 1, Y = A ⊕ B per the function table.
4 2A input Input A of exclusive-OR gate 2; gate output is Y = A ⊕ B with input 2B.
5 2B input Input B of exclusive-OR gate 2; gate output is Y = A ⊕ B with input 2A.
6 2Y output Output of exclusive-OR gate 2, Y = A ⊕ B per the function table.
7 GND power_in Ground reference for the device.
8 3Y output Output of exclusive-OR gate 3, Y = A ⊕ B per the function table.
9 3A input Input A of exclusive-OR gate 3; gate output is Y = A ⊕ B with input 3B.
10 3B input Input B of exclusive-OR gate 3; gate output is Y = A ⊕ B with input 3A.
11 4Y output Output of exclusive-OR gate 4, Y = A ⊕ B per the function table.
12 4A input Input A of exclusive-OR gate 4; gate output is Y = A ⊕ B with input 4B.
13 4B input Input B of exclusive-OR gate 4; gate output is Y = A ⊕ B with input 4A.
14 VCC power_in Supply voltage; the datasheet recommends 4.5 V to 5.5 V (5 V nominal).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ALS86DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74als86dr-etched.step / sn74als86dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74als86dr.step / sn74als86dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 1eb7debe499c4682, retrieved 2026-10-10, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF