Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74ALS37AN

Texas Instruments · Gates · PDIP-14

SN74ALS37AN from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; with 1B forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
2 1B input Gate 1 input B; with 1A forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
3 1Y output Gate 1 buffered NAND output, rated for IOH of -2.6 mA and IOL of 24 mA for SN74ALS37A.
4 2A input Gate 2 input A; with 2B forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
5 2B input Gate 2 input B; with 2A forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
6 2Y output Gate 2 buffered NAND output, rated for IOH of -2.6 mA and IOL of 24 mA for SN74ALS37A.
7 GND power_in Ground pin (0 V reference) for the device.
8 3Y output Gate 3 buffered NAND output, rated for IOH of -2.6 mA and IOL of 24 mA for SN74ALS37A.
9 3A input Gate 3 input A; with 3B forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
10 3B input Gate 3 input B; with 3A forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
11 4Y output Gate 4 buffered NAND output, rated for IOH of -2.6 mA and IOL of 24 mA for SN74ALS37A.
12 4A input Gate 4 input A; with 4B forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
13 4B input Gate 4 input B; with 4A forms Y = NAND (output low only when both inputs high), VIH min 2 V, VIL max 0.8 V for SN74ALS37A.
14 VCC power_in Supply voltage, recommended 4.5 V to 5.5 V (5 V nominal), absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 4.5 5 5.5 V SN74ALS37A 2
High-level input voltage VIH 2 V SN74ALS37A 2
Low-level input voltage VIL 0.8 V SN74ALS37A 2
High-level output current IOH -2.6 mA SN74ALS37A 2
Low-level output current IOL 24 mA SN74ALS37A 2
Operating free-air temperature TA 0 70 °C SN74ALS37A 2
Supply voltage VCC 7 V 2
Input voltage VI 7 V 2
Operating free-air temperature range TA 0 70 °C SN74ALS37A 2
Storage temperature range Tstg -65 150 °C 2
Input clamp voltage VIK -1.5 V VCC = 4.5 V, II = -18 mA 2
High-level output voltage VOH 2.4 3.3 V VCC = 4.5 V, IOH = -2.6 mA 2
Low-level output voltage VOL 0.25 0.4 V VCC = 4.5 V, IOL = 12 mA 2
Low-level output voltage VOL 0.35 0.5 V VCC = 4.5 V, IOL = 24 mA 2
Input current at max input voltage II 0.1 mA VCC = 5.5 V, VI = 7 V 2
High-level input current IIH 20 µA VCC = 5.5 V, VI = 2.7 V 2
Low-level input current IIL -0.1 mA VCC = 5.5 V, VI = 0.4 V 2
Output current IO -30 -112 mA VCC = 5.5 V, VO = 2.25 V 2
Supply current, outputs high ICCH 0.86 1.6 mA VCC = 5.5 V, VI = 0 2
Supply current, outputs low ICCL 4.8 7.8 mA VCC = 5.5 V, VI = 4.5 V 2
Propagation delay time, low-to-high output, A or B to Y tPLH 2 8 ns VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 3
Propagation delay time, high-to-low output, A or B to Y tPHL 2 7 ns VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 3

CAD (KiCad official)

  • Symbol: SN74ALS37AN
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74als37an-etched.step / sn74als37an-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74als37an.step / sn74als37an.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (8 pp, sha256 627ded6b5e3a2a01, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF