component

SN74ALS27ADR

Public Made by Adom

by adom

Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74als27adrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
sn74als27adr / README.md
History Download
Ray Publish 0.1.0 419207e 12d ago

SN74ALS27ADR

Texas Instruments · Logic Gates · SOIC-14

SN74ALS27ADR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of NOR gate 1 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
2 1B input Input B of NOR gate 1 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
3 2A input Input A of NOR gate 2 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
4 2B input Input B of NOR gate 2 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
5 2C input Input C of NOR gate 2 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
6 2Y output Output of NOR gate 2, Y = A + B + C inverted; with the SN74ALS27A it is rated for IOL up to 8 mA and IOH of −0.4 mA.
7 GND power_in Ground reference for all three NOR gates.
8 3Y output Output of NOR gate 3, Y = A + B + C inverted; with the SN74ALS27A it is rated for IOL up to 8 mA and IOH of −0.4 mA.
9 3A input Input A of NOR gate 3 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
10 3B input Input B of NOR gate 3 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
11 3C input Input C of NOR gate 3 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
12 1Y output Output of NOR gate 1, Y = A + B + C inverted; with the SN74ALS27A it is rated for IOL up to 8 mA and IOH of −0.4 mA.
13 1C input Input C of NOR gate 1 (Y = A + B + C in positive logic); the datasheet gives VIH min 2 V and VIL max 0.8 V for the SN74ALS27A.
14 VCC power_in Supply voltage; recommended 4.5 V to 5.5 V (nominal 5 V), absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ALS27ADR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74als27adr-etched.step / sn74als27adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74als27adr.step / sn74als27adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 16a7cc4460396b80, retrieved 2026-10-11, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF