Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ALS04BDR

Texas Instruments · Inverters · SOIC-14

SN74ALS04BDR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input of inverter 1 (Y = A); recommended VIH is at least 2 V and VIL at most 0.8 V for SN74ALS04B.
2 1Y output Output of inverter 1, the logical complement of 1A; recommended IOL up to 8 mA and IOH of −0.4 mA for SN74ALS04B.
3 2A input Data input of inverter 2 (Y = A); recommended VIH is at least 2 V and VIL at most 0.8 V for SN74ALS04B.
4 2Y output Output of inverter 2, the logical complement of 2A; recommended IOL up to 8 mA and IOH of −0.4 mA for SN74ALS04B.
5 3A input Data input of inverter 3 (Y = A); recommended VIH is at least 2 V and VIL at most 0.8 V for SN74ALS04B.
6 3Y output Output of inverter 3, the logical complement of 3A; recommended IOL up to 8 mA and IOH of −0.4 mA for SN74ALS04B.
7 GND power_in Ground reference for the device; all voltage limits are referenced to this pin.
8 4Y output Output of inverter 4, the logical complement of 4A; recommended IOL up to 8 mA and IOH of −0.4 mA for SN74ALS04B.
9 4A input Data input of inverter 4 (Y = A); recommended VIH is at least 2 V and VIL at most 0.8 V for SN74ALS04B.
10 5Y output Output of inverter 5, the logical complement of 5A; recommended IOL up to 8 mA and IOH of −0.4 mA for SN74ALS04B.
11 5A input Data input of inverter 5 (Y = A); recommended VIH is at least 2 V and VIL at most 0.8 V for SN74ALS04B.
12 6Y output Output of inverter 6, the logical complement of 6A; recommended IOL up to 8 mA and IOH of −0.4 mA for SN74ALS04B.
13 6A input Data input of inverter 6 (Y = A); recommended VIH is at least 2 V and VIL at most 0.8 V for SN74ALS04B.
14 VCC power_in Supply pin; recommended supply range is 4.5 V to 5.5 V (nominal 5 V) with an absolute maximum of 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ALS04BDR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74als04bdr-etched.step / sn74als04bdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74als04bdr.step / sn74als04bdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 07a4a6a3194e7a58, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF