component
SN74AHCT595DR
Public Made by Adomby adom
Texas Instruments Shift Registers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74AHCT595DR
Texas Instruments · Shift Registers · SOIC-16
SN74AHCT595DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | QB | output | Parallel output Q-B from 8-bit storage register; high-impedance when OE is high. |
| 2 | QC | output | Parallel output Q-C from 8-bit storage register; high-impedance when OE is high. |
| 3 | QD | output | Parallel output Q-D from 8-bit storage register; high-impedance when OE is high. |
| 4 | QE | output | Parallel output Q-E from 8-bit storage register; high-impedance when OE is high. |
| 5 | QF | output | Parallel output Q-F from 8-bit storage register; high-impedance when OE is high. |
| 6 | QG | output | Parallel output Q-G from 8-bit storage register; high-impedance when OE is high. |
| 7 | QH | output | Parallel output Q-H from 8-bit storage register; high-impedance when OE is high. |
| 8 | GND | power_in | Ground reference pin. |
| 9 | QH' | output | Serial output from shift register for cascading additional shift registers. |
| 10 | SRCLR | input | Shift register clear input, active low; direct overriding clear of shift register. |
| 11 | SRCLK | input | Shift register clock input, positive-edge triggered; clocks data through shift register. |
| 12 | RCLK | input | Storage register clock input, positive-edge triggered; latches shift register data to outputs. |
| 13 | OE | input | Output enable input, active low; drives outputs to high-impedance state when high. |
| 14 | SER | input | Serial data input to the shift register. |
| 15 | QA | output | Parallel output Q-A from 8-bit storage register; high-impedance when OE is high. |
| 16 | VCC | power_in | Positive supply voltage pin; 4.5V to 5.5V recommended operating range. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
SN74AHCT595DR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
- 3D model files:
sn74ahct595dr-etched.step/sn74ahct595dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ahct595dr.step/sn74ahct595dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (32 pp, sha256
95659ecdcc6ac16c, retrieved 2026-09-22, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).