Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHCT244PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

SN74AHCT244PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output Enable for buffer 1; when low, A inputs pass to Y outputs; when high, outputs are high-impedance.
2 1A1 input Input A1 to buffer 1; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
3 2Y4 tri_state 3-state output Y4 from buffer 2; high-impedance when 2OE is high.
4 1A2 input Input A2 to buffer 1; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
5 2Y3 tri_state 3-state output Y3 from buffer 2; high-impedance when 2OE is high.
6 1A3 input Input A3 to buffer 1; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
7 2Y2 tri_state 3-state output Y2 from buffer 2; high-impedance when 2OE is high.
8 1A4 input Input A4 to buffer 1; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
9 2Y1 tri_state 3-state output Y1 from buffer 2; high-impedance when 2OE is high.
10 GND power_in Ground reference pin.
11 2A1 input Input A1 to buffer 2; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
12 1Y4 tri_state 3-state output Y4 from buffer 1; high-impedance when 1OE is high.
13 2A2 input Input A2 to buffer 2; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
14 1Y3 tri_state 3-state output Y3 from buffer 1; high-impedance when 1OE is high.
15 2A3 input Input A3 to buffer 2; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
16 1Y2 tri_state 3-state output Y2 from buffer 1; high-impedance when 1OE is high.
17 2A4 input Input A4 to buffer 2; accepts TTL inputs with VIH ≥ 2 V and VIL ≤ 0.8 V.
18 1Y1 tri_state 3-state output Y1 from buffer 1; high-impedance when 1OE is high.
19 2OE input Output Enable for buffer 2; when low, A inputs pass to Y outputs; when high, outputs are high-impedance.
20 VCC power_out Power supply pin; supply voltage 4.5 V to 5.5 V nominal.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74AHCT244PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74ahct244pwr-etched.step / sn74ahct244pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct244pwr.step / sn74ahct244pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 23be049aaa49559a, retrieved 2026-09-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF