Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHCT240DWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil

SN74AHCT240DWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output Enable 1 input; active low enables inverted outputs from 1A inputs to 1Y outputs.
2 1A1 input 1A1 input to inverting buffer 1.
3 2Y4 tri_state 2Y4 inverted output from buffer 2; high-impedance when 2OE is high.
4 1A2 input 1A2 input to inverting buffer 1.
5 2Y3 tri_state 2Y3 inverted output from buffer 2; high-impedance when 2OE is high.
6 1A3 input 1A3 input to inverting buffer 1.
7 2Y2 tri_state 2Y2 inverted output from buffer 2; high-impedance when 2OE is high.
8 1A4 input 1A4 input to inverting buffer 1.
9 2Y1 tri_state 2Y1 inverted output from buffer 2; high-impedance when 2OE is high.
10 GND power_in Ground connection.
11 2A1 input 2A1 input to inverting buffer 2.
12 1Y4 tri_state 1Y4 inverted output from buffer 1; high-impedance when 1OE is high.
13 2A2 input 2A2 input to inverting buffer 2.
14 1Y3 tri_state 1Y3 inverted output from buffer 1; high-impedance when 1OE is high.
15 2A3 input 2A3 input to inverting buffer 2.
16 1Y2 tri_state 1Y2 inverted output from buffer 1; high-impedance when 1OE is high.
17 2A4 input 2A4 input to inverting buffer 2.
18 1Y1 tri_state 1Y1 inverted output from buffer 1; high-impedance when 1OE is high.
19 2OE input Output Enable 2 input; active low enables inverted outputs from 2A inputs to 2Y outputs.
20 VCC power_in Supply voltage (4.5 V to 5.5 V recommended operating range).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74AHCT240DWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: sn74ahct240dwr-etched.step / sn74ahct240dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct240dwr.step / sn74ahct240dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 22bf38e7057644c4, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF