SN74AHCT1G86DCKR

@@ -0,0 +1,47 @@+# SN74AHCT1G86DCKR++**UMW** · Gates · SC-70-5++SN74AHCT1G86DCKR from UMW, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | A | input | Logic input A of the 2-input XOR gate. TTL-compatible input (VIH ≥ 2 V, VIL ≤ 0.8 V) over VCC = 4.5-5.5 V. Input current is ±1 µA max; input capacitance is typically 3 pF. |+| 2 | B | input | Logic input B of the 2-input XOR gate. TTL-compatible input (VIH ≥ 2 V, VIL ≤ 0.8 V) over VCC = 4.5-5.5 V. Input current is ±1 µA max; input capacitance is typically 3 pF. |+| 3 | GND | power_in | Ground reference (0 V) for the device. Must be connected to the system ground with a low-impedance return. |+| 4 | Y | output | Push-pull XOR output, Y = A ⊕ B. Sources/sinks up to 8 mA at VCC = 4.5 V with VOH ≥ 3.8 V and VOL ≤ 0.44 V. Typical propagation delay 2.5 ns (CL = 15 pF, VCC = 5 V). |+| 5 | VCC | power_in | Positive supply pin. Recommended operating range 4.5 V to 5.5 V (abs max 7 V). Quiescent supply current ICC ≤ 10 µA. Decouple locally with a 0.1 µF ceramic capacitor to GND. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | UMW |+| Package | SC-70-5 |+| Category | Logic |+| Pins | 5 |++## Ordering variants++- `SN74AHCT1G86DCKRDCKR`+- `SN74AHCT1G86DCKRDCKT`+- `SN74AHCT1G86DCKRDBVR`+- `SN74AHCT1G86DCKRDBVT`++## CAD (KiCad official)++- Symbol: `SN74AHCT1G86DCKR`+- Footprint: `Package_TO_SOT_SMD:SOT-353_SC-70-5`+- 3D model: SC-70-5 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [UMW datasheet](docs/sn74ahct1g86dckr-datasheet.pdf) (10 pp, sha256 `d14d8246285303c2`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn74ahct1g86dckr-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "sn74ahct1g86dckr",+  "version": "0.1.0",+  "type": "component",+  "description": "UMW Gates, SC-70-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "sn74ahct1g86dckr"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "sn74ahct1g86dckr.kicad_sym",+    "sn74ahct1g86dckr.kicad_mod",+    "sn74ahct1g86dckr.glb",+    "sn74ahct1g86dckr.step",+    "sn74ahct1g86dckr.lbr",+    "docs/hero.png",+    "docs/sn74ahct1g86dckr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file