main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn74ahct1g32dckr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json sn74ahct1g32dckr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray
README.md sn74ahct1g32dckr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray
sn74ahct1g32dckr-etched.fit.json sn74ahct1g32dckr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
sn74ahct1g32dckr-etched.glb sn74ahct1g32dckr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray
sn74ahct1g32dckr-etched.step sn74ahct1g32dckr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray
sn74ahct1g32dckr.glb Publish 0.1.0 · Ray
sn74ahct1g32dckr.kicad_mod Publish 0.1.0 · Ray
sn74ahct1g32dckr.kicad_sym Publish 0.1.0 · Ray
sn74ahct1g32dckr.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
sn74ahct1g32dckr.step Publish 0.1.0 · Ray

SN74AHCT1G32DCKR

Texas Instruments · Gates · SC-70-5

SN74AHCT1G32DCKR from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Input A of the 2-input OR gate. TTL-voltage compatible logic input (VIH min 2V, VIL max 0.8V at VCC=4.5-5.5V). High impedance when VCC=0V.
2 B input Input B of the 2-input OR gate. TTL-voltage compatible logic input (VIH min 2V, VIL max 0.8V at VCC=4.5-5.5V). High impedance when VCC=0V.
3 GND power_in Ground reference pin. Connect to system ground (0V).
4 Y output OR gate output (Y = A + B). Push-pull CMOS output rated for ±8mA drive at VCC=5V. VOH >= 3.94V at IOH=-8mA; VOL <= 0.36V at IOL=8mA.
5 VCC power_in Supply voltage input. Recommended operating range 4.5V to 5.5V (absolute max 7V). Bypass with 0.1uF ceramic capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Logic
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • SN74AHCT1G32DCKR
  • SN74AHCT1G32DCKRDCKT
  • SN74AHCT1G32DCKRDBVR
  • SN74AHCT1G32DCKRDBVT
  • SN74AHCT1G32DCKRDRLR

CAD (KiCad official)

  • Symbol: SN74AHCT1G32DCKR
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: sn74ahct1g32dckr-etched.step / sn74ahct1g32dckr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct1g32dckr.step / sn74ahct1g32dckr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
sn74ahct1g32dckr.step 87 KB You want the bare part, or you mark your own boards.
sn74ahct1g32dckr-etched.step 2.6 MB You want the part with SN74AHCT1G32DCKR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 660 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 b541a64e65bbb16b, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF