Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74AHCT14NSR

Texas Instruments · Inverters · SOIC-14-208mil

SN74AHCT14NSR from Texas Instruments, in a SOIC-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input of inverter 1 (Boolean function Y = A) on pin 1.
2 1Y output Output of inverter 1 (Boolean function Y = A) on pin 2.
3 2A input Input of inverter 2 (Boolean function Y = A) on pin 3.
4 2Y output Output of inverter 2 (Boolean function Y = A) on pin 4.
5 3A input Input of inverter 3 (Boolean function Y = A) on pin 5.
6 3Y output Output of inverter 3 (Boolean function Y = A) on pin 6.
7 GND power_in Ground pin.
8 4Y output Output of inverter 4 (Boolean function Y = A) on pin 8.
9 4A input Input of inverter 4 (Boolean function Y = A) on pin 9.
10 5Y output Output of inverter 5 (Boolean function Y = A) on pin 10.
11 5A input Input of inverter 5 (Boolean function Y = A) on pin 11.
12 6Y output Output of inverter 6 (Boolean function Y = A) on pin 12.
13 6A input Input of inverter 6 (Boolean function Y = A) on pin 13.
14 VCC power_in Power pin; recommended supply voltage is 4.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14-208mil
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 7 V 4
Input voltage range VI -0.5 7 V 4
Output voltage range VO -0.5 V upper limit printed as VCC + 0.5 V 4
Input clamp current IIK -20 mA VI < 0 4
Output clamp current IOK -20 20 mA VO < 0 or VO > VCC 4
Continuous output current IO -25 25 mA VO = 0 to VCC 4
Continuous current through VCC or GND -50 50 mA 4
Storage temperature range Tstg -65 150 °C 4
Electrostatic discharge, human body model V(ESD) 0 2000 V HBM, per ANSI/ESDA/JEDEC JS-001, all pins 4
Electrostatic discharge, charged device model V(ESD) 0 1000 V CDM, per JEDEC JESD22-C101, all pins 4
Supply voltage VCC 4.5 5.5 V 4
Input voltage VI 0 5.5 V 4
Output voltage VO 0 V upper limit printed as VCC 4
High-level output current IOH -8 mA 4
Low-level output current IOL 8 mA 4
Operating free-air temperature TA -40 125 °C SN74AHCT14 4
Positive-going input threshold voltage VT+ 0.9 1.9 V VCC = 4.5 V 5
Positive-going input threshold voltage VT+ 1 2.1 V VCC = 5.5 V 5
Negative-going input threshold voltage VT- 0.5 1.5 V VCC = 4.5 V 5
Negative-going input threshold voltage VT- 0.6 1.7 V VCC = 5.5 V 5
Hysteresis (VT+ - VT-) ΔVT 0.4 1.4 V VCC = 4.5 V 5
Hysteresis (VT+ - VT-) ΔVT 0.4 1.5 V VCC = 5.5 V 5
High-level output voltage VOH 4.4 4.5 V IOH = -50 µA, VCC = 4.5 V; typ at TA = 25°C 5
High-level output voltage VOH 3.8 V IOH = -8 mA, VCC = 4.5 V 5
Low-level output voltage VOL 0.1 V IOL = 50 µA, VCC = 4.5 V 5
Low-level output voltage VOL 0.44 V IOL = 8 mA, VCC = 4.5 V 5
Input leakage current II -1 1 µA VI = 5.5 V or GND, VCC = 0 V to 5.5 V 5
Supply current ICC 20 µA VI = VCC or GND, IO = 0, VCC = 5.5 V 5
Increase in supply current per input ΔICC 1.5 mA One input at 3.4 V, other inputs at VCC or GND, VCC = 5.5 V 5
Input capacitance Ci 10 pF VI = VCC or GND, VCC = 5 V 5
Propagation delay tPLH/tPHL, A to Y tPLH 1 8 ns CL = 15 pF 6
Propagation delay tPHL, A to Y tPHL 1 8 ns CL = 15 pF 6
Propagation delay tPLH, A to Y tPLH 1 9 ns CL = 50 pF 6
Propagation delay tPHL, A to Y tPHL 1 9 ns CL = 50 pF 6
Junction-to-ambient thermal resistance (NS package) RθJA 98.6 °C/W NS package 5
Junction-to-case (top) thermal resistance (NS package) RθJC(top) 54.1 °C/W NS package 5
Junction-to-board thermal resistance (NS package) RθJB 57.4 °C/W NS package 5

CAD (KiCad official)

  • Symbol: SN74AHCT14NSR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74ahct14nsr-etched.step / sn74ahct14nsr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct14nsr.step / sn74ahct14nsr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 5b6f5446ef14bd51, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF