Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHCT138DR

Texas Instruments · Signal Switches, Multiplexers, Decoders · SOIC-16

SN74AHCT138DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Address input A of the 3-line to 8-line decoder; inputs are TTL-voltage compatible and must not be left floating.
2 B input Address input B of the 3-line to 8-line decoder; inputs are TTL-voltage compatible and must not be left floating.
3 C input Address input C of the 3-line to 8-line decoder; inputs are TTL-voltage compatible and must not be left floating.
4 G2A input Strobe (enable) input 2A, active low, used with G2B and G1 to enable the decoder outputs.
5 G2B input Strobe (enable) input 2B, active low, used with G2A and G1 to enable the decoder outputs.
6 G1 input Strobe (enable) input G1, used with G2A and G2B to enable the decoder outputs.
7 Y7 output Decoder output 7, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
8 GND power_in Ground reference for the device.
9 Y6 output Decoder output 6, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
10 Y5 output Decoder output 5, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
11 Y4 output Decoder output 4, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
12 Y3 output Decoder output 3, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
13 Y2 output Decoder output 2, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
14 Y1 output Decoder output 1, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
15 Y0 output Decoder output 0, driven by the 3-line to 8-line decode of inputs A, B and C when enabled.
16 VCC power_in Positive supply; recommended supply range is 1.5 V to 5.5 V and each VCC terminal should have a bypass capacitor (0.1 µF recommended).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74AHCT138DR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ahct138dr-etched.step / sn74ahct138dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct138dr.step / sn74ahct138dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 e1c16c1f6e6b2f98, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF