main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn74ahct08qpwrg4q1: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn74ahct08qpwrg4q1 · Ray 2d ago
sn74ahct08qpwrg4q1-etched.glb sn74ahct08qpwrg4q1: factory component page (tier=lcsc) · Ray 2d ago
sn74ahct08qpwrg4q1-etched.step sn74ahct08qpwrg4q1: factory component page (tier=lcsc) · Ray 2d ago
sn74ahct08qpwrg4q1-hero.glb sn74ahct08qpwrg4q1: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn74ahct08qpwrg4q1-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn74ahct08qpwrg4q1.glb Publish 0.1.0 · Ray 2d ago
sn74ahct08qpwrg4q1.kicad_mod Publish 0.1.0 · Ray 2d ago
sn74ahct08qpwrg4q1.kicad_sym Publish 0.1.0 · Ray 2d ago
sn74ahct08qpwrg4q1.lbr Publish 0.1.0 · Ray 2d ago
sn74ahct08qpwrg4q1.step Publish 0.1.0 · Ray 2d ago

SN74AHCT08QPWRG4Q1

Texas Instruments · Logic Gates · TSSOP-14

SN74AHCT08QPWRG4Q1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
2 1B input Gate 1 input B; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
3 1Y output Gate 1 output Y (Y = A·B); continuous output current is limited to ±25 mA per the absolute maximum ratings.
4 2A input Gate 2 input A; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
5 2B input Gate 2 input B; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
6 2Y output Gate 2 output Y (Y = A·B); continuous output current is limited to ±25 mA per the absolute maximum ratings.
7 GND power_in Ground reference for the device.
8 3Y output Gate 3 output Y (Y = A·B); continuous output current is limited to ±25 mA per the absolute maximum ratings.
9 3A input Gate 3 input A; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
10 3B input Gate 3 input B; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
11 4Y output Gate 4 output Y (Y = A·B); continuous output current is limited to ±25 mA per the absolute maximum ratings.
12 4A input Gate 4 input A; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
13 4B input Gate 4 input B; a TTL-compatible input rated 0 V to 5.5 V that is high impedance when VCC = 0 V.
14 VCC power_in Positive supply; recommended operating range is 4.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74AHCT08QPWRG4Q1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ahct08qpwrg4q1-etched.step / sn74ahct08qpwrg4q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct08qpwrg4q1.step / sn74ahct08qpwrg4q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 b20353342d7a5006, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF