component

SN74AHCT08DBR

Public Made by Adom

by adom

Texas Instruments Logic Gates, SSOP-14-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ahct08dbrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHCT08DBR

Texas Instruments · Logic Gates · SSOP-14-208mil

SN74AHCT08DBR from Texas Instruments, in a SSOP-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input to AND gate 1; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
2 1B input Input to AND gate 1; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
3 1Y output Output of AND gate 1 implementing Y = 1A AND 1B; produces VOH ≥ 3.8V, VOL ≤ 0.44V.
4 2A input Input to AND gate 2; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
5 2B input Input to AND gate 2; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
6 2Y output Output of AND gate 2 implementing Y = 2A AND 2B; produces VOH ≥ 3.8V, VOL ≤ 0.44V.
7 GND power_in Ground pin; 0V reference for all logic levels.
8 3Y output Output of AND gate 3 implementing Y = 3A AND 3B; produces VOH ≥ 3.8V, VOL ≤ 0.44V.
9 3A input Input to AND gate 3; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
10 3B input Input to AND gate 3; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
11 4Y output Output of AND gate 4 implementing Y = 4A AND 4B; produces VOH ≥ 3.8V, VOL ≤ 0.44V.
12 4A input Input to AND gate 4; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
13 4B input Input to AND gate 4; accepts TTL-compatible logic levels (VIH ≥ 2V, VIL ≤ 0.8V).
14 VCC power_in Power supply pin; connect to 4.5-5.5V with 0.1µF bypass capacitor recommended.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-14-208mil
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74AHCT08DBR
  • Footprint: Package_SO:SSOP-14_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-14-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74ahct08dbr-etched.step / sn74ahct08dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct08dbr.step / sn74ahct08dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 dde21dab85902e5a, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF