component
SN74AHC74QPWRQ1
Public Made by Adomby adom
Texas Instruments Flip Flops, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74AHC74QPWRQ1
Texas Instruments · Flip Flops · TSSOP-14
SN74AHC74QPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1CLR | input | Asynchronous clear input for channel 1; a low level resets the output independent of other inputs. |
| 2 | 1D | input | Data input for channel 1; logic level is latched on the rising clock edge. |
| 3 | 1CLK | input | Clock input for channel 1; rising edge triggers latching of the data input. |
| 4 | 1PRE | input | Asynchronous preset input for channel 1; a low level sets the output independent of other inputs. |
| 5 | 1Q | output | Q output for channel 1; the normal (non-inverted) output of the latch. |
| 6 | 1Q̄ | output | Q-bar output for channel 1; the inverted (complementary) output of the latch. |
| 7 | GND | power_in | Ground connection; reference potential for signals and circuits. |
| 8 | 2Q̄ | output | Q-bar output for channel 2; the inverted (complementary) output of the latch. |
| 9 | 2Q | output | Q output for channel 2; the normal (non-inverted) output of the latch. |
| 10 | 2PRE | input | Asynchronous preset input for channel 2; a low level sets the output independent of other inputs. |
| 11 | 2CLK | input | Clock input for channel 2; rising edge triggers latching of the data input. |
| 12 | 2D | input | Data input for channel 2; logic level is latched on the rising clock edge. |
| 13 | 2CLR | input | Asynchronous clear input for channel 2; a low level resets the output independent of other inputs. |
| 14 | VCC | power_in | Positive power supply; required voltage range 2V to 5.5V per recommended operating conditions. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74AHC74QPWRQ1 - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
sn74ahc74qpwrq1-etched.step/sn74ahc74qpwrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ahc74qpwrq1.step/sn74ahc74qpwrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (32 pp, sha256
12a257995cef7f12, retrieved 2026-09-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).