Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74AHC595DR

Texas Instruments · Shift Registers · SOIC-16

SN74AHC595DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 QB output Parallel 3-state output bit B of the 8-bit storage register, forced to high impedance when OE is high.
2 QC output Parallel 3-state output bit C of the 8-bit storage register, forced to high impedance when OE is high.
3 QD output Parallel 3-state output bit D of the 8-bit storage register, forced to high impedance when OE is high.
4 QE output Parallel 3-state output bit E of the 8-bit storage register, forced to high impedance when OE is high.
5 QF output Parallel 3-state output bit F of the 8-bit storage register, forced to high impedance when OE is high.
6 QG output Parallel 3-state output bit G of the 8-bit storage register, forced to high impedance when OE is high.
7 QH output Parallel 3-state output bit H of the 8-bit storage register, forced to high impedance when OE is high.
8 GND power_in Ground pin for the device.
9 QH' output Serial output of the shift register used for cascading; it stays active and is not placed in high impedance by OE.
10 SRCLR input Direct overriding clear input for the shift register.
11 SRCLK input Clock input for the 8-bit shift register.
12 RCLK input Clock input for the 8-bit storage (output) register, separate from SRCLK.
13 OE input Output enable; when high, all outputs except QH' are in the high-impedance state.
14 SER input Serial data input to the 8-bit shift register.
15 QA output Parallel 3-state output bit A of the 8-bit storage register, forced to high impedance when OE is high.
16 VCC power_in Supply voltage; recommended operating range is 2 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 5
Input voltage VI -0.5 7 V 5
Output voltage VO -0.5 V 5
Input clamp current IIK -20 mA VI < 0 5
Output clamp current IOK -20 20 mA VO < 0 or VO > VCC 5
Continuous output current IO -25 25 mA VO = 0 to VCC 5
Continuous current through VCC or GND -75 75 mA 5
Junction temperature TJ 150 °C 5
Storage temperature Tstg -65 150 °C 5
Supply voltage VCC 2 5.5 V 5
High-level input voltage VIH 1.5 V VCC = 2 V 5
High-level input voltage VIH 2.1 V VCC = 3 V 5
High-level input voltage VIH 3.85 V VCC = 5.5 V 5
Low-level input voltage VIL 0.5 V VCC = 2 V 5
Low-level input voltage VIL 0.9 V VCC = 3 V 5
Low-level input voltage VIL 1.65 V VCC = 5.5 V 5
Input voltage VI 0 5.5 V 5
Output voltage VO 0 V 5
High-level output current IOH -50 µA VCC = 2 V 5
High-level output current IOH -4 mA VCC = 3.3 V ± 0.3 V 5
High-level output current IOH -8 mA VCC = 5 V ± 0.5 V 5
Low-level output current IOL 50 µA VCC = 2 V 5
Low-level output current IOL 4 mA VCC = 3.3 V ± 0.3 V 5
Low-level output current IOL 8 mA VCC = 5 V ± 0.5 V 5
Input transition rise or fall rate Δt/Δv 100 ns/V VCC = 3.3 V ± 0.3 V 5
Input transition rise or fall rate Δt/Δv 20 ns/V VCC = 5 V ± 0.5 V 5
Operating free-air temperature TA -40 125 °C 5
High-level output voltage VOH 2.9 3 V IOH = -50 µA, TA = 25°C, VCC = 3 V 6
High-level output voltage VOH 2.9 V IOH = -50 µA, TA = -40°C to 85°C, VCC = 3 V 6
High-level output voltage VOH 4.4 4.5 V IOH = -50 µA, TA = 25°C, VCC = 4.5 V 6
High-level output voltage VOH 4.4 V IOH = -50 µA, TA = -40°C to 85°C, VCC = 4.5 V 6
High-level output voltage VOH 2.58 V IOH = -4 mA, TA = 25°C, VCC = 3 V 6
High-level output voltage VOH 2.48 V IOH = -4 mA, TA = -40°C to 85°C, VCC = 3 V 6
High-level output voltage VOH 3.94 V IOH = -8 mA, TA = 25°C, VCC = 4.5 V 6
High-level output voltage VOH 3.8 V IOH = -8 mA, TA = -40°C to 85°C, VCC = 4.5 V 6
Low-level output voltage VOL 0.1 V IOL = 50 µA, TA = 25°C, VCC = 3 V 6
Low-level output voltage VOL 0.36 V IOL = 4 mA, TA = 25°C, VCC = 3 V 6
Low-level output voltage VOL 0.44 V IOL = 4 mA, TA = -40°C to 85°C, VCC = 3 V 6
Input leakage current II -0.1 0.1 µA VI = 5.5 V or GND, TA = 25°C, VCC = 0 V to 5.5 V 7
Input leakage current II -1 1 µA VI = 5.5 V or GND, TA = -40°C to 85°C, VCC = 0 V to 5.5 V 7
Off-state (high-impedance) output current IOZ -0.25 0.25 µA VI = VCC or GND, VO = VCC or GND, OE = VIH or VIL, QA-QH, TA = 25°C, VCC = 5.5 V 7
Off-state (high-impedance) output current IOZ -2.5 2.5 µA VI = VCC or GND, VO = VCC or GND, OE = VIH or VIL, QA-QH, TA = -40°C to 85°C, VCC = 5.5 V 7
Supply current ICC 40 µA VI = VCC or GND, IO = 0, TA = -40°C to 85°C, VCC = 5.5 V 7
Input capacitance Ci 3 10 pF VI = VCC or GND, TA = 25°C, VCC = 5 V 7
Junction-to-ambient thermal resistance RθJA 93.8 °C/W D (SOIC) package 6
Junction-to-case (top) thermal resistance RθJC(top) 54.7 °C/W D (SOIC) package 6
Junction-to-board thermal resistance RθJB 50.9 °C/W D (SOIC) package 6

CAD (KiCad official)

  • Symbol: SN74AHC595DR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ahc595dr-etched.step / sn74ahc595dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahc595dr.step / sn74ahc595dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 36153634a69a8395, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF