component
SN74AHC574DBR
Public Made by Adomby adom
Texas Instruments Flip Flops, SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74AHC574DBR
Texas Instruments · Flip Flops · SSOP-20-208mil
SN74AHC574DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OE | input | Output Enable input (active low); when low, D inputs are latched to Q outputs on clock rising edge; when high, Q outputs are in high-impedance state. |
| 2 | 1D | input | Data input for flip-flop 1; logic level is transferred to Q1 output on rising clock edge when OE is low. |
| 3 | 2D | input | Data input for flip-flop 2; logic level is transferred to Q2 output on rising clock edge when OE is low. |
| 4 | 3D | input | Data input for flip-flop 3; logic level is transferred to Q3 output on rising clock edge when OE is low. |
| 5 | 4D | input | Data input for flip-flop 4; logic level is transferred to Q4 output on rising clock edge when OE is low. |
| 6 | 5D | input | Data input for flip-flop 5; logic level is transferred to Q5 output on rising clock edge when OE is low. |
| 7 | 6D | input | Data input for flip-flop 6; logic level is transferred to Q6 output on rising clock edge when OE is low. |
| 8 | 7D | input | Data input for flip-flop 7; logic level is transferred to Q7 output on rising clock edge when OE is low. |
| 9 | 8D | input | Data input for flip-flop 8; logic level is transferred to Q8 output on rising clock edge when OE is low. |
| 10 | GND | power_in | Ground pin; 0V reference for all signal levels. |
| 11 | CLK | input | Clock input (positive edge-triggered); on rising edge, D input values are transferred to Q outputs if OE is low. |
| 12 | 8Q | tri_state | Data output for flip-flop 8; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 13 | 7Q | tri_state | Data output for flip-flop 7; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 14 | 6Q | tri_state | Data output for flip-flop 6; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 15 | 5Q | tri_state | Data output for flip-flop 5; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 16 | 4Q | tri_state | Data output for flip-flop 4; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 17 | 3Q | tri_state | Data output for flip-flop 3; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 18 | 2Q | tri_state | Data output for flip-flop 2; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 19 | 1Q | tri_state | Data output for flip-flop 1; three-state output capable of high-impedance state when OE is high; maximum continuous output current ±25 mA. |
| 20 | VCC | power_out | Power supply pin; recommended operating voltage range 2V to 5.5V; maximum continuous current ±75 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SSOP-20-208mil |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74AHC574DBR - Footprint:
Package_SO:SSOP-20_5.3x7.2mm_P0.65mm - 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
- 3D model files:
sn74ahc574dbr-etched.step/sn74ahc574dbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ahc574dbr.step/sn74ahc574dbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (43 pp, sha256
e04e4ffc4eb6ef14, retrieved 2026-09-27, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).