component

SN74AHC32DR

Public Made by Adom

by adom

Texas Instruments Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogicsn74ahc32dr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHC32DR

Texas Instruments · Gates · SOIC-14

SN74AHC32DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A. Standard CMOS input to the first 2-input OR gate.
2 1B input Gate 1 input B. Standard CMOS input to the first 2-input OR gate.
3 1Y output Gate 1 output: 1Y = 1A + 1B. Balanced CMOS push-pull output, ±8 mA drive at VCC = 5 V.
4 2A input Gate 2 input A. Standard CMOS input to the second 2-input OR gate.
5 2B input Gate 2 input B. Standard CMOS input to the second 2-input OR gate.
6 2Y output Gate 2 output: 2Y = 2A + 2B. Balanced CMOS push-pull output, ±8 mA drive at VCC = 5 V.
7 GND power_in Ground reference (0 V) for the device.
8 3Y output Gate 3 output: 3Y = 3A + 3B. Balanced CMOS push-pull output, ±8 mA drive at VCC = 5 V.
9 3A input Gate 3 input A. Standard CMOS input to the third 2-input OR gate.
10 3B input Gate 3 input B. Standard CMOS input to the third 2-input OR gate.
11 4Y output Gate 4 output: 4Y = 4A + 4B. Balanced CMOS push-pull output, ±8 mA drive at VCC = 5 V.
12 4A input Gate 4 input A. Standard CMOS input to the fourth 2-input OR gate.
13 4B input Gate 4 input B. Standard CMOS input to the fourth 2-input OR gate.
14 VCC power_in Supply voltage, 2 V to 5.5 V recommended (7 V absolute max). Bypass with a 0.1 µF ceramic capacitor close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74AHC32DRD
  • SN74AHC32DR
  • SN74AHC32DRDB
  • SN74AHC32DRDGV
  • SN74AHC32DRN
  • SN74AHC32DRNS
  • SN74AHC32DRPW
  • SN74AHC32DRRGY
  • SN74AHC32DRBQA
  • SN74AHC32DRJ
  • SN74AHC32DRW
  • SN74AHC32DRFK

CAD (KiCad official)

  • Symbol: SN74AHC32DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ahc32dr-etched.step / sn74ahc32dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahc32dr.step / sn74ahc32dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 092ce8a7c74d8ed0, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF