Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHC244DWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil

SN74AHC244DWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output enable for bank 1; outputs 1Y1-1Y4 enabled when low, high-impedance when high.
2 1A1 input Input to bank 1 buffer channel 1; output 1Y1 follows input state when 1OE is low.
3 2Y4 tri_state Tri-state output from bank 2 buffer channel 4; driven by 2A4 input when 2OE is low.
4 1A2 input Input to bank 1 buffer channel 2; output 1Y2 follows input state when 1OE is low.
5 2Y3 tri_state Tri-state output from bank 2 buffer channel 3; driven by 2A3 input when 2OE is low.
6 1A3 input Input to bank 1 buffer channel 3; output 1Y3 follows input state when 1OE is low.
7 2Y2 tri_state Tri-state output from bank 2 buffer channel 2; driven by 2A2 input when 2OE is low.
8 1A4 input Input to bank 1 buffer channel 4; output 1Y4 follows input state when 1OE is low.
9 2Y1 tri_state Tri-state output from bank 2 buffer channel 1; driven by 2A1 input when 2OE is low.
10 GND power_in Ground reference pin.
11 2A1 input Input to bank 2 buffer channel 1; output 2Y1 follows input state when 2OE is low.
12 1Y4 tri_state Tri-state output from bank 1 buffer channel 4; driven by 1A4 input when 1OE is low.
13 2A2 input Input to bank 2 buffer channel 2; output 2Y2 follows input state when 2OE is low.
14 1Y3 tri_state Tri-state output from bank 1 buffer channel 3; driven by 1A3 input when 1OE is low.
15 2A3 input Input to bank 2 buffer channel 3; output 2Y3 follows input state when 2OE is low.
16 1Y2 tri_state Tri-state output from bank 1 buffer channel 2; driven by 1A2 input when 1OE is low.
17 2A4 input Input to bank 2 buffer channel 4; output 2Y4 follows input state when 2OE is low.
18 1Y1 tri_state Tri-state output from bank 1 buffer channel 1; driven by 1A1 input when 1OE is low.
19 2OE input Active-low output enable for bank 2; outputs 2Y1-2Y4 enabled when low, high-impedance when high.
20 VCC power_in Power supply voltage pin; operating range 2 V to 5.5 V per recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74AHC244DWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: sn74ahc244dwr-etched.step / sn74ahc244dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahc244dwr.step / sn74ahc244dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 9eca521fb92d3770, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF