main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 18h ago
viewers sn74ahc1g09qdckrq1: viewers · Ray 18h ago
package.json Publish 0.1.0 · Ray 18h ago
page.json Set visibility: public · Ray 18h ago
README.md Publish 0.1.0 · Ray 18h ago
sn74ahc1g09qdckrq1-etched.glb Publish 0.1.0 · Ray 18h ago
sn74ahc1g09qdckrq1-etched.step sn74ahc1g09qdckrq1: factory component page (tier=lcsc) · Ray 18h ago
sn74ahc1g09qdckrq1-hero.glb sn74ahc1g09qdckrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 18h ago
sn74ahc1g09qdckrq1-hero.overlay.json Publish 0.1.0 · Ray 18h ago
sn74ahc1g09qdckrq1.glb Publish 0.1.0 · Ray 18h ago
sn74ahc1g09qdckrq1.kicad_mod Publish 0.1.0 · Ray 18h ago
sn74ahc1g09qdckrq1.kicad_sym Publish 0.1.0 · Ray 18h ago
sn74ahc1g09qdckrq1.lbr Publish 0.1.0 · Ray 18h ago
sn74ahc1g09qdckrq1.step Publish 0.1.0 · Ray 18h ago

SN74AHC1G09QDCKRQ1

Texas Instruments · IC · SC-70-5

SN74AHC1G09QDCKRQ1 from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Input A of the 2-input AND gate; unused inputs must be held at VCC or GND, and VI is 0 to 5.5 V.
2 B input Input B of the 2-input AND gate; unused inputs must be held at VCC or GND, and VI is 0 to 5.5 V.
3 GND power_in Ground pin.
4 Y output Open-drain output Y = A × B, rated for IOL of 8 mA at 5 V ± 0.5 V and VO of 0 to 5.5 V.
5 VCC power_in Power supply pin, operating range 2 V to 5.5 V, with a 0.1-µF bypass capacitor recommended close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Low-level output voltage VOL 0.1 V IOL = 50 µA, VCC = 2 V to 5 V, TA = 25°C 5
Low-level output voltage VOL 0.36 V IOL = 4 mA, VCC = 3 V, TA = 25°C 5
Low-level output voltage VOL 0.55 V IOL = 4 mA, VCC = 3 V, TA = -40°C to +125°C 5
Input current II -0.1 0.1 µA VI = 5.5 V or GND, VCC = 0 V to 5.5 V, TA = 25°C 5
Input current II -2 2 µA VI = 5.5 V or GND, VCC = 0 V to 5.5 V, TA = -40°C to +125°C 5
Supply current ICC 1 µA VI = VCC or GND, IO = 0, VCC = 5.5 V, TA = 25°C 5
Supply current ICC 20 µA VI = VCC or GND, IO = 0, VCC = 5.5 V, TA = -40°C to +125°C 5
Input capacitance Ci 4 10 pF VI = VCC or GND, VCC = 5 V, TA = 25°C 5
Input capacitance Ci 10 pF VI = VCC or GND, VCC = 5 V, TA = -40°C to +125°C 5
Propagation delay A or B to Y tPD 3.6 7 ns VCC = 3.3 V ± 0.3 V, CL = 15 pF, TA = 25°C 5
Propagation delay A or B to Y tPD 1 8 ns VCC = 3.3 V ± 0.3 V, CL = 15 pF, TA = -40°C to +125°C 5
Propagation delay A or B to Y tPD 6.5 11 ns VCC = 3.3 V ± 0.3 V, CL = 50 pF, TA = 25°C 5
Propagation delay A or B to Y tPD 1.5 12.5 ns VCC = 3.3 V ± 0.3 V, CL = 50 pF, TA = -40°C to +125°C 5
Propagation delay A or B to Y tPD 2.5 5 ns VCC = 5 V ± 0.5 V, CL = 15 pF, TA = 25°C 5
Propagation delay A or B to Y tPD 1 6.5 ns VCC = 5 V ± 0.5 V, CL = 15 pF, TA = -40°C to +125°C 5
Propagation delay A or B to Y tPD 4.6 7.5 ns VCC = 5 V ± 0.5 V, CL = 50 pF, TA = 25°C 5
Propagation delay A or B to Y tPD 1.5 8.5 ns VCC = 5 V ± 0.5 V, CL = 50 pF, TA = -40°C to +125°C 5
Supply voltage VCC 2 5.5 V 4
High-level input voltage VIH 1.5 V VCC = 2 V 4
High-level input voltage VIH 2.1 V VCC = 3 V 4
High-level input voltage VIH 3.85 V VCC = 5.5 V 4
Low-level input voltage VIL 0.5 V VCC = 2 V 4
Low-level input voltage VIL 0.9 V VCC = 3 V 4
Low-level input voltage VIL 1.65 V VCC = 5.5 V 4
Input voltage VI 0 5.5 V 4
Output voltage VO 0 5.5 V 4
Low-level output current IOL 50 µA VCC = 2 V 4
Low-level output current IOL 4 mA VCC = 3.3 V ± 0.3 V 4
Low-level output current IOL 8 mA VCC = 5 V ± 0.5 V 4
Input transition rise or fall rate Δt/Δv 100 ns/V VCC = 3.3 V ± 0.3 V 4
Input transition rise or fall rate Δt/Δv 20 ns/V VCC = 5 V ± 0.5 V 4
Operating free-air temperature TA -40 125 °C 4
Supply voltage VCC -0.5 7 V 4
Input voltage VI -0.5 7 V 4
Input clamp current IIK -20 mA VI < 0 4
Output clamp current IOK -20 mA VO < 0 or VO > VCC 4
Continuous output current IO -25 25 mA VO = 0 to VCC 4
Continuous current through VCC or GND -50 50 mA 4
Maximum junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
ESD HBM V(ESD) -2000 2000 V HBM per AEC Q100-002, Classification Level 2 4
ESD CDM V(ESD) -1000 1000 V CDM per AEC Q100-011, Classification Level C4B 4
Junction-to-ambient thermal resistance RθJA 293.4 °C/W DCK (SC70), 5 pins 5
Junction-to-case (top) thermal resistance RθJC(top) 208.8 °C/W DCK (SC70), 5 pins 5
Junction-to-board thermal resistance RθJB 180.6 °C/W DCK (SC70), 5 pins 5
Junction-to-top characterization parameter ΨJT 120.6 °C/W DCK (SC70), 5 pins 5
Junction-to-board characterization parameter ΨJB 179.5 °C/W DCK (SC70), 5 pins 5
Power dissipation capacitance Cpd 5 pF No load, f = 1 MHz, VCC = 5 V, TA = 25°C 5

CAD (KiCad official)

  • Symbol: SN74AHC1G09QDCKRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: sn74ahc1g09qdckrq1-etched.step / sn74ahc1g09qdckrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahc1g09qdckrq1.step / sn74ahc1g09qdckrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 f6a3745e1327f88b, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF