component
SN74AHC1G09DBVR
Public Made by Adomby adom
Texas Instruments Gates, SOT-23-5. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left)
1de994f
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
{
"schema": "adom.pads/1",
"slug": "sn74ahc1g09dbvr",
"footprint": "SOT-23-5",
"generated_from": {
"footprint": "SOT-23-5@sha256:455a3f7c3e5eb5b8",
"pins": "page.json:component.pins",
"overrides": null
},
"pin1": {
"pad": "1",
"at": [
-1.1375,
-0.95
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOT-23-5@sha256:455a3f7c3e5eb5b8"
},
"pad_count": 5,
"symbol_pins": [
"1",
"2",
"3",
"4",
"5"
],
"paste_apertures": 0,
"issues": [],
"pads": [
{
"pad": "1",
"kind": "smd",
"shape": "roundrect",
"at": [
-1.1375,
-0.95
],
"rot": 0.0,
"size": [
1.325,
0.6
],
"layers": [
"F.Cu",
"F.Mask",
"F.Paste"
],
"thermal": false,
"pin": "1",
"name": "A",
"type": "input",
"description": "Logic input A of the 2-input positive-AND gate. CMOS input, VIH ranges from 1.5 V (VCC=2 V) to 3.85 V (VCC=5.5 V); VIL ranges from 0.5 V (VCC=2 V) to 1.65 V (VCC=5.5 V). Must not be left floating; tie unused inputs to VCC or GND.",
"is_pin1": true,
"source": {
"geometry": "SOT-23-5.kicad_mod",
"meaning": "page.json:component.pins",
"correspondence": "kicad: symbol pin number == pad name"
}
},
{
"pad": "2",
"kind": "smd",
"shape": "roundrect",
"at": [
-1.1375,
0.0
],
"rot": 0.0,
"size": [
1.325,
0.6
],
"layers": [
"F.Cu",
"F.Mask",
"F.Paste"
],
"thermal": false,
"pin": "2",
"name": "B",
"type": "input",
"description": "Logic input B of the 2-input positive-AND gate. CMOS input with same VIH/VIL thresholds as pin A. Must not be left floating; tie unused inputs to VCC or GND.",
"is_pin1": false,
"source": {
"geometry": "SOT-23-5.kicad_mod",
"meaning": "page.json:component.pins",
"correspondence": "kicad: symbol pin number == pad name"
}
},
{
"pad": "3",
"kind": "smd",
"shape": "roundrect",
"at": [
-1.1375,
0.95
],
"rot": 0.0,
"size": [
1.325,
0.6
],
"layers": [
"F.Cu",
"F.Mask",
"F.Paste"
],
"thermal": false,
"pin": "3",
"name": "GND",
"type": "power_in",
"description": "Ground reference (0 V) for the device.",
"is_pin1": false,
"source": {
"geometry": "SOT-23-5.kicad_mod",
"meaning": "page.json:component.pins",
"correspondence": "kicad: symbol pin number == pad name"
}
},
{
"pad": "4",
"kind": "smd",
"shape": "roundrect",
"at": [
1.1375,
0.95
],
"rot": 0.0,
"size": [
1.325,
0.6
],
"layers": [
"F.Cu",
"F.Mask",
"F.Paste"
],
"thermal": false,
"pin": "4",
"name": "Y",
"type": "output",
"description": "Open-drain AND-gate output (Y = A * B). Requires an external pull-up resistor to a rail up to VCC + 0.7 V (absolute max). Sinks up to 8 mA at VCC = 4.5 V (VOL <= 0.44 V at 85 degC) or 4 mA at VCC = 3 V. High-Z when either input is high or when output is high in the truth table (H(Z)).",
"is_pin1": false,
"source": {
"geometry": "SOT-23-5.kicad_mod",
"meaning": "page.json:component.pins",
"correspondence": "kicad: symbol pin number == pad name"
}
},
{
"pad": "5",
"kind": "smd",
"shape": "roundrect",
"at": [
1.1375,
-0.95
],
"rot": 0.0,
"size": [
1.325,
0.6
],
"layers": [
"F.Cu",
"F.Mask",
"F.Paste"
],
"thermal": false,
"pin": "5",
"name": "VCC",
"type": "power_in",
"description": "Positive supply voltage input. Recommended operating range 2 V to 5.5 V (absolute max 7 V). Bypass with a 0.1 uF capacitor close to the pin.",
"is_pin1": false,
"source": {
"geometry": "SOT-23-5.kicad_mod",
"meaning": "page.json:component.pins",
"correspondence": "kicad: symbol pin number == pad name"
}
}
]
}