component
SN74AHC1G02QDCKRQ1
Public Made by Adomby adom
Texas Instruments , SC-70-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSN74AHC1G02QDCKRQ1
Texas Instruments · IC · SC-70-5
SN74AHC1G02QDCKRQ1 from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Input A of the 2-input NOR gate; standard CMOS input that must not float and accepts up to 5.5 V. |
| 2 | B | input | Input B of the 2-input NOR gate; standard CMOS input that must not float and accepts up to 5.5 V. |
| 3 | GND | power_in | Ground pin. |
| 4 | Y | output | Output Y of the NOR gate (balanced push-pull) with ±8 mA drive at 5 V and 50 pF recommended maximum load. |
| 5 | VCC | power_in | Supply voltage pin, 2 V to 5.5 V recommended, with a 0.1-µF bypass capacitor placed close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SC-70-5 |
| Category | |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 2 | 5.5 | V | 4 | ||
| High-level input voltage | VIH | 1.5 | V | VCC= 2 V | 4 | ||
| High-level input voltage | VIH | 2.1 | V | VCC= 3V | 4 | ||
| High-level input voltage | VIH | 3.85 | V | VCC= 5.5 V | 4 | ||
| Low-level input voltage | VIL | 0.5 | V | VCC= 2 V | 4 | ||
| Low-level input voltage | VIL | 0.9 | V | VCC= 3 V | 4 | ||
| Low-level input voltage | VIL | 1.65 | V | VCC= 5.5 V | 4 | ||
| Input voltage | VI | 0 | 5.5 | V | 4 | ||
| Output voltage | VO | 0 | V | max = VCC | 4 | ||
| High-level output current | IOH | -50 | µA | VCC= 2 V | 4 | ||
| High-level output current | IOH | -4 | mA | VCC= 3.3 V ± 0.3 V | 4 | ||
| High-level output current | IOH | -8 | mA | VCC= 5 V ± 0.5 V | 4 | ||
| Low-level output current | IOL | 50 | µA | VCC= 2 V | 4 | ||
| Low-level output current | IOL | 4 | mA | VCC= 3.3 V ± 0.3 V | 4 | ||
| Low-level output current | IOL | 8 | mA | VCC= 5 V ± 0.5 V | 4 | ||
| Input transition rise or fall rate | Δt/Δv | 100 | nS/V | VCC= 3.3 V ± 0.3 | 5 | ||
| Input transition rise or fall rate | Δt/Δv | 20 | nS/V | VCC= 5 V ± 0.5 V | 5 | ||
| Operating free-air temperature | TA | -55 | 125 | °C | 5 | ||
| Supply voltage (abs max) | VCC | -0.5 | 7 | V | 4 | ||
| Input voltage range (abs max) | VI | -0.5 | 7 | V | 4 | ||
| Output voltage range (abs max) | VO | -0.5 | V | max = VCC + 0.5 V | 4 | ||
| Voltage range applied to any output in high-impedance or power-off state | VO | -0.5 | 4.6 | V | 4 | ||
| Input clamp current | IIK | -20 | mA | VI < 0 | 4 | ||
| Output clamp current | IOK | -20 | 20 | mA | VO < 0 or VO > VCC | 4 | |
| Continuous output current | IO | -25 | 25 | mA | VO = 0 to VCC | 4 | |
| Continuous output current through VCC or GND | IO | -50 | 50 | mA | 4 | ||
| Junction temperature | TJ | 150 | °C | 4 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| ESD HBM | V(ESD) | -2000 | 2000 | V | HBM per AEC Q100-002, Classification Level 2 | 4 | |
| ESD CDM | V(ESD) | -1000 | 1000 | V | CDM per AEC Q100-011, Classification Level C4B | 4 | |
| Junction-to-ambient thermal resistance | RθJA | 293.4 | °C/W | DCK (SC70), 5 pins | 5 | ||
| Junction-to-case (top) thermal resistance | RθJC(top) | 208.8 | °C/W | DCK (SC70), 5 pins | 5 | ||
| Junction-to-board thermal resistance | RθJB | 180.6 | °C/W | DCK (SC70), 5 pins | 5 | ||
| Junction-to-top characterization parameter | ΨJT | 120.6 | °C/W | DCK (SC70), 5 pins | 5 | ||
| Junction-to-board characterization parameter | ΨJB | 179.5 | °C/W | DCK (SC70), 5 pins | 5 | ||
| High-level output voltage | VOH | 1.9 | V | IOH= -50 μA, Vcc = 2 V, -40°C to 125°C | 5 | ||
| High-level output voltage | VOH | 2.9 | V | IOH= -50 μA, Vcc = 3 V, -40°C to 125°C | 5 | ||
| High-level output voltage | VOH | 4.4 | V | IOH= -50 μA, Vcc = 4.5 V, -40°C to 125°C | 5 | ||
| High-level output voltage | VOH | 2.48 | V | IOH= -4 mA, Vcc = 3 V, -40°C to 125°C | 5 | ||
| High-level output voltage | VOH | 3.8 | V | IOH= -8 mA, Vcc = 4.5 V, -40°C to 125°C | 5 | ||
| Low-level output voltage | VOL | 0.1 | V | IOH= 50 μA, Vcc = 2 V, -40°C to 125°C | 5 | ||
| Low-level output voltage | VOL | 0.44 | V | IOH= 4 mA, Vcc = 3 V, -40°C to 125°C | 5 | ||
| Input leakage current | II | -1 | 1 | µA | VI= 5.5V or GND, VCC 0 V to 5.5 V, -40°C to 125°C | 5 | |
| Supply current | ICC | 4 | µA | VI = VCC or GND, IO = 0, VCC 5.5 V, -40°C to 125°C | 5 | ||
| Input capacitance | Ci | 1.7 | 10 | pF | VI = VCC or GND, VCC 5 V | 5 | |
| Output capacitance | CO | 3 | pF | VO = VCC or GND, VCC 5 V | 5 | ||
| Power dissipation capacitance | CPD | 14 | pF | VCC 5 V | 5 | ||
| Propagation delay A or B to Y (tPHL/tPLH) | TPHL/TPLH | 1 | 9.5 | ns | CL = 15 pF, VCC 3.3 V ± 0.3 V, -40°C to 125°C | 6 | |
| Propagation delay A or B to Y (tPHL/tPLH) | TPHL/TPLH | 1 | 13 | ns | CL = 50 pF, VCC 3.3 V ± 0.3 V, -40°C to 125°C | 6 | |
| Propagation delay A or B to Y (tPHL/tPLH) | TPHL/TPLH | 1 | 6.5 | ns | CL = 15 pF, VCC 5 V ± 0.5 V, -40°C to 125°C | 6 | |
| Propagation delay A or B to Y (tPHL/tPLH) | TPHL/TPLH | 1 | 7 | ns | CL = 50 pF, VCC 5 V ± 0.5 V, -40°C to 125°C | 6 |
CAD (KiCad official)
- Symbol:
SN74AHC1G02QDCKRQ1 - Footprint:
Package_TO_SOT_SMD:SOT-353_SC-70-5 - 3D model: SC-70-5 (KiCad packages3D, STEP)
- 3D model files:
sn74ahc1g02qdckrq1-etched.step/sn74ahc1g02qdckrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ahc1g02qdckrq1.step/sn74ahc1g02qdckrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (26 pp, sha256
4117bf15e4f3cf52, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).