Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ACT240PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

SN74ACT240PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable for buffer group 1, active low; outputs 1Y1-1Y4 are in high-impedance state when this pin is high
2 1A1 input Data input 1 for buffer group 1; inverted to output 1Y1 when 1OE is low
3 2Y4 tri_state Inverted tri-state output 4 for buffer group 2; maximum continuous output current ±50 mA
4 1A2 input Data input 2 for buffer group 1; inverted to output 1Y2 when 1OE is low
5 2Y3 tri_state Inverted tri-state output 3 for buffer group 2; maximum continuous output current ±50 mA
6 1A3 input Data input 3 for buffer group 1; inverted to output 1Y3 when 1OE is low
7 2Y2 tri_state Inverted tri-state output 2 for buffer group 2; maximum continuous output current ±50 mA
8 1A4 input Data input 4 for buffer group 1; inverted to output 1Y4 when 1OE is low
9 2Y1 tri_state Inverted tri-state output 1 for buffer group 2; maximum continuous output current ±50 mA
10 GND power_in Ground reference pin
11 2A1 input Data input 1 for buffer group 2; inverted to output 2Y1 when 2OE is low
12 1Y4 tri_state Inverted tri-state output 4 for buffer group 1; maximum continuous output current ±50 mA
13 2A2 input Data input 2 for buffer group 2; inverted to output 2Y2 when 2OE is low
14 1Y3 tri_state Inverted tri-state output 3 for buffer group 1; maximum continuous output current ±50 mA
15 2A3 input Data input 3 for buffer group 2; inverted to output 2Y3 when 2OE is low
16 1Y2 tri_state Inverted tri-state output 2 for buffer group 1; maximum continuous output current ±50 mA
17 2A4 input Data input 4 for buffer group 2; inverted to output 2Y4 when 2OE is low
18 1Y1 tri_state Inverted tri-state output 1 for buffer group 1; maximum continuous output current ±50 mA
19 2OE input Output enable for buffer group 2, active low; outputs 2Y1-2Y4 are in high-impedance state when this pin is high
20 VCC power_in Power supply pin; recommended operating voltage 4.5V to 5.5V

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74ACT240PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74act240pwr-etched.step / sn74act240pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74act240pwr.step / sn74act240pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 d07b999da168505c, retrieved 2026-09-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF