component

SN74ACT17PWRQ1

Public Made by Adom

by adom

Texas Instruments , TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenticsn74act17pwrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8h ago
viewers sn74act17pwrq1: viewers · Ray 8h ago
package.json Publish 0.1.0 · Ray 8h ago
page.json Set visibility: public · Ray 8h ago
README.md Publish 0.1.0 · Ray 8h ago
sn74act17pwrq1-etched.glb Publish 0.1.0 · Ray 8h ago
sn74act17pwrq1-etched.step sn74act17pwrq1: factory component page (tier=lcsc) · Ray 8h ago
sn74act17pwrq1-hero.glb sn74act17pwrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 8h ago
sn74act17pwrq1-hero.overlay.json Publish 0.1.0 · Ray 8h ago
sn74act17pwrq1.glb Publish 0.1.0 · Ray 8h ago
sn74act17pwrq1.kicad_mod Publish 0.1.0 · Ray 8h ago
sn74act17pwrq1.kicad_sym Publish 0.1.0 · Ray 8h ago
sn74act17pwrq1.lbr Publish 0.1.0 · Ray 8h ago
sn74act17pwrq1.step Publish 0.1.0 · Ray 8h ago

SN74ACT17PWRQ1

Texas Instruments · IC · TSSOP-14

SN74ACT17PWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 TTL-compatible Schmitt-trigger input; must not be left floating and should be tied to VCC or GND if unused.
2 1Y output Channel 1 push-pull output (Y = A), with continuous ±24mA drive at 5V.
3 2A input Channel 2 TTL-compatible Schmitt-trigger input; must not be left floating and should be tied to VCC or GND if unused.
4 2Y output Channel 2 push-pull output (Y = A), with continuous ±24mA drive at 5V.
5 3A input Channel 3 TTL-compatible Schmitt-trigger input; must not be left floating and should be tied to VCC or GND if unused.
6 3Y output Channel 3 push-pull output (Y = A), with continuous ±24mA drive at 5V.
7 GND power_in Ground.
8 4Y output Channel 4 push-pull output (Y = A), with continuous ±24mA drive at 5V.
9 4A input Channel 4 TTL-compatible Schmitt-trigger input; must not be left floating and should be tied to VCC or GND if unused.
10 5Y output Channel 5 push-pull output (Y = A), with continuous ±24mA drive at 5V.
11 5A input Channel 5 TTL-compatible Schmitt-trigger input; must not be left floating and should be tied to VCC or GND if unused.
12 6Y output Channel 6 push-pull output (Y = A), with continuous ±24mA drive at 5V.
13 6A input Channel 6 TTL-compatible Schmitt-trigger input; must not be left floating and should be tied to VCC or GND if unused.
14 VCC power_in Positive supply, 4.5V to 5.5V recommended operating range, with a 0.1µF bypass capacitor recommended.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 7 V 4
Input voltage range VI -0.5 5.5 V -0.5 to VCC + 0.5V (printed as VCC + 0.5V; max shown at VCC=5V rec. is not printed) 4
Input clamp current IIK -20 20 mA VI < -0.5V or VI > VCC + 0.5V 4
Output clamp current IOK -50 50 mA VO < -0.5V or VO > VCC + 0.5V 4
Continuous output current IO -50 50 mA VO = 0 to VCC 4
Continuous output current through VCC or GND -200 200 mA 4
Storage temperature Tstg -65 150 °C 4
Junction temperature TJ 150 °C 4
ESD HBM V(ESD) -2000 2000 V HBM per AEC Q100-002, Classification Level 2 4
ESD CDM V(ESD) -1000 1000 V CDM per AEC Q100-011, Classification Level C4B 4
Supply voltage VCC 4.5 5.5 V 4
Input voltage VI 0 5.5 V 0 to VCC 4
Output voltage VO 0 5.5 V 0 to VCC 4
High-level output current IOH -24 mA 4
Low-level output current IOL 24 mA 4
Operating free-air temperature TA -40 125 °C 4
Junction-to-ambient thermal resistance PW RθJA 132.2 °C/W PW (TSSOP) 14 pins 4
Junction-to-case (top) thermal resistance PW RθJC(top) 64.8 °C/W PW (TSSOP) 14 pins 4
Junction-to-board thermal resistance PW RθJB 88.4 °C/W PW (TSSOP) 14 pins 4
Junction-to-top characterization parameter PW ΨJT 11.9 °C/W PW (TSSOP) 14 pins 4
Junction-to-board characterization parameter PW ΨJB 87.4 °C/W PW (TSSOP) 14 pins 4
Positive-going input threshold voltage VT+ 1.24 1.56 1.9 V VCC = 4.5V, -40°C to 125°C 5
Positive-going input threshold voltage VT+ 1.32 1.65 2 V VCC = 5V, -40°C to 125°C 5
Positive-going input threshold voltage VT+ 1.4 1.74 2.1 V VCC = 5.5V, -40°C to 125°C 5
Negative-going input threshold voltage VT- 0.67 0.91 1.18 V VCC = 4.5V, -40°C to 125°C 5
Negative-going input threshold voltage VT- 0.7 0.95 1.23 V VCC = 5V, -40°C to 125°C 5
Negative-going input threshold voltage VT- 0.73 0.99 1.28 V VCC = 5.5V, -40°C to 125°C 5
Hysteresis (VT+ − VT−) ΔVT 0.51 0.65 0.8 V VCC = 4.5V, -40°C to 125°C 5
Hysteresis (VT+ − VT−) ΔVT 0.55 0.7 0.86 V VCC = 5V, -40°C to 125°C 5
Hysteresis (VT+ − VT−) ΔVT 0.6 0.75 0.92 V VCC = 5.5V, -40°C to 125°C 5
High-level output voltage VOH 4.4 4.499 V IOH = -50µA, VCC = 4.5V 5
High-level output voltage VOH 5.4 5.499 V IOH = -50µA, VCC = 5.5V 5
High-level output voltage VOH 3.7 V IOH = -24mA, VCC = 4.5V 5
High-level output voltage VOH 4.7 V IOH = -24mA, VCC = 5.5V 5
High-level output voltage VOH 3.85 V IOH = -75mA, VCC = 5.5V, duration not to exceed 2ms 5
Low-level output voltage VOL 0.001 0.1 V IOL = 50µA, VCC = 4.5V 5
Low-level output voltage VOL 0.5 V IOL = 24mA, VCC = 4.5V 5
Low-level output voltage VOL 1.65 V IOL = 75mA, VCC = 5.5V, duration not to exceed 2ms 5
Input leakage current II -1 1 µA VI = 5.5V or GND, VCC = 0 to 5.5V 5
Supply current ICC 2 µA VI = VCC or GND, IO = 0, VCC = 5.5V 5
Change in supply current ΔICC 1.5 mA VI = VCC, 2.1; Any Input, VCC = 4.5 to 5.5V 5
Input capacitance CI 2 pF VI = VCC or GND, VCC = 5V 5
Power dissipation capacitance CPD 12 pF CL = 50pF, F = 1MHz, VCC = 5V 5
Propagation delay A to Y (low-to-high) tPLH 4.7 6.9 ns CL = 50pF, VCC = 5V, -40°C to 125°C 5
Propagation delay A to Y (high-to-low) tPHL 6.9 9.6 ns CL = 50pF, VCC = 5V, -40°C to 125°C 5

CAD (KiCad official)

  • Symbol: SN74ACT17PWRQ1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74act17pwrq1-etched.step / sn74act17pwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74act17pwrq1.step / sn74act17pwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 25213b0c3b1aad46, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF