main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn74act14pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers sn74act14pwr: viewers · Ray 2mo ago
package.json Publish 0.1.0 · Ray 2mo ago
page.json sn74act14pwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray 15d ago
README.md sn74act14pwr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
sn74act14pwr-etched.fit.json sn74act14pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
sn74act14pwr-etched.glb sn74act14pwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray 15d ago
sn74act14pwr-etched.step sn74act14pwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray 15d ago
sn74act14pwr.glb Publish 0.1.0 · Ray 2mo ago
sn74act14pwr.kicad_mod Publish 0.1.0 · Ray 2mo ago
sn74act14pwr.kicad_sym Publish 0.1.0 · Ray 2mo ago
sn74act14pwr.lbr Publish 0.1.0 · Ray 2mo ago
sn74act14pwr.step Publish 0.1.0 · Ray 2mo ago

SN74ACT14PWR

Texas Instruments · Inverters · TSSOP-14

SN74ACT14PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 Schmitt-trigger input A. TTL-compatible input with hysteresis (VT+ typ 1.7 V, VT- typ 1.0 V at VCC=5.5 V). Tolerant to 5.5 V regardless of VCC.
2 1Y output Channel 1 inverted output (Y = /A). Balanced CMOS push-pull output; drive ±24 mA at VCC=4.5 V.
3 2A input Channel 2 Schmitt-trigger input A. TTL-compatible input with hysteresis.
4 2Y output Channel 2 inverted output (Y = /A). Balanced CMOS push-pull output.
5 3A input Channel 3 Schmitt-trigger input A. TTL-compatible input with hysteresis.
6 3Y output Channel 3 inverted output (Y = /A). Balanced CMOS push-pull output.
7 GND power_in Ground return (0 V). Reference for all logic levels and supply currents.
8 4Y output Channel 4 inverted output (Y = /A). Balanced CMOS push-pull output.
9 4A input Channel 4 Schmitt-trigger input A. TTL-compatible input with hysteresis.
10 5Y output Channel 5 inverted output (Y = /A). Balanced CMOS push-pull output.
11 5A input Channel 5 Schmitt-trigger input A. TTL-compatible input with hysteresis.
12 6Y output Channel 6 inverted output (Y = /A). Balanced CMOS push-pull output.
13 6A input Channel 6 Schmitt-trigger input A. TTL-compatible input with hysteresis.
14 VCC power_in Positive supply. Operating range 4.5 V to 5.5 V. Bypass to GND with a 0.1 µF ceramic capacitor near the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74ACT14PWR
  • SN74ACT14PWRD
  • SN74ACT14PWRDR
  • SN74ACT14PWRDB
  • SN74ACT14PWRDBR
  • SN74ACT14PWRN
  • SN74ACT14PWRNS
  • SN74ACT14PWRNSR
  • SN74ACT14PWRBQA
  • SN74ACT14PWRBQAR
  • SN74ACT14PWRJ
  • SN74ACT14PWRW
  • SN74ACT14PWRFK

CAD (KiCad official)

  • Symbol: SN74ACT14PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74act14pwr-etched.step / sn74act14pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74act14pwr.step / sn74act14pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 f4f062bd1e9c6ceb, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF