component

SN74ACT11N

Public Made by Adom

by adom

Texas Instruments Gates, PDIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icssn74act11nfactory-2.0.0extractor-text

Verified SN74ACT11N

by Ray · last 31 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

31 Oct 2026RayPublished by the parts factory: tier mfr, 14 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: SN74ACT11N · PDIP-14 · 14 pins
  • ✓copper: 14 copper pads, none touching another net
  • ✓datasheet: all 14 pin names found in the 17-page datasheet
  • ✓distributor: lcsc C2860496, digikey 2156-SN74ACT11N-ND, mouser 595-SN74ACT11N
  • ✓family: DIP-14_W7.62mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-vlz8q6ew/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 14 pins = 14 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 14 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ sn74act11n.kicad_sym✓ sn74act11n.kicad_mod✓ sn74act11n.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
sn74act11n / README.md
History Download
Ray Publish 0.1.0 3698d11 15h ago

SN74ACT11N

Texas Instruments · Gates · PDIP-14

SN74ACT11N from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of gate 1 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
2 1B input Input B of gate 1 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
3 2A input Input A of gate 2 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
4 2B input Input B of gate 2 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
5 2C input Input C of gate 2 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
6 2Y output Output of gate 2 (Y = A • B • C in positive logic); continuous output current is rated at ±50 mA, with IOH of −24 mA and IOL of 24 mA recommended.
7 GND power_in Ground reference pin for the device.
8 3Y output Output of gate 3 (Y = A • B • C in positive logic); continuous output current is rated at ±50 mA, with IOH of −24 mA and IOL of 24 mA recommended.
9 3C input Input C of gate 3 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
10 3B input Input B of gate 3 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
11 3A input Input A of gate 3 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
12 1Y output Output of gate 1 (Y = A • B • C in positive logic); continuous output current is rated at ±50 mA, with IOH of −24 mA and IOL of 24 mA recommended.
13 1C input Input C of gate 1 (Y = A • B • C); inputs accept voltages up to 5.5 V and are TTL-voltage compatible, and unused inputs must be held at VCC or GND.
14 VCC power_in Supply voltage; recommended operating range is 4.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-level output voltage, IOH = −50 µA, VCC 4.5 V (SN74 column) VOH 4.4 V IOH = −50 µA; VCC = 4.5 V 3
High-level output voltage, IOH = −50 µA, VCC 5.5 V (SN74 column) VOH 5.4 V IOH = −50 µA; VCC = 5.5 V 3
High-level output voltage, IOH = −24 mA, VCC 4.5 V (SN74 column) VOH 3.76 V IOH = −24 mA; VCC = 4.5 V 3
High-level output voltage, IOH = −24 mA, VCC 5.5 V (SN74 column) VOH 4.76 V IOH = −24 mA; VCC = 5.5 V 3
Low-level output voltage, IOL = 50 µA, VCC 4.5 V (SN74 column) VOL 0.1 V IOL = 50 µA; VCC = 4.5 V 3
Low-level output voltage, IOL = 50 µA, VCC 5.5 V (SN74 column) VOL 0.1 V IOL = 50 µA; VCC = 5.5 V 3
Low-level output voltage, IOL = 24 mA, VCC 4.5 V (SN74 column) VOL 0.44 V IOL = 24 mA; VCC = 4.5 V 3
Low-level output voltage, IOL = 24 mA, VCC 5.5 V (SN74 column) VOL 0.44 V IOL = 24 mA; VCC = 5.5 V 3
Input current II -1 1 µA VI = VCC or GND; VCC = 5.5 V 3
Quiescent supply current ICC 20 µA VI = VCC or GND, IO = 0; VCC = 5.5 V 3
Increase in supply current per input at 3.4 V ΔICC 1.5 mA One input at 3.4 V, other inputs at GND or VCC; VCC = 5.5 V 3
Propagation delay, low-to-high (A, B, or C to Y) tPLH 1 10.5 ns From A, B, or C to Y; VCC = 5 V ±0.5 V; see Figure 1 3
Propagation delay, high-to-low (A, B, or C to Y) tPHL 1 10.5 ns From A, B, or C to Y; VCC = 5 V ±0.5 V; see Figure 1 3
Supply voltage VCC 4.5 5.5 V 2
High-level input voltage VIH 2 V 2
Low-level input voltage VIL 0.8 V 2
Input voltage VI 0 V Upper limit printed as VCC 2
Output voltage VO 0 V Upper limit printed as VCC 2
High-level output current IOH -24 mA Column placement inferred from printed value 2
Low-level output current IOL 24 mA Column placement inferred from printed value 2
Input transition rise or fall rate Δt/Δv 8 ns/V 2
Operating free-air temperature (SN74ACT11) TA -40 85 °C 2
Supply voltage range VCC -0.5 7 V 2
Input voltage range VI -0.5 V See Note 1; upper limit printed as VCC + 0.5 V 2
Output voltage range VO -0.5 V See Note 1; upper limit printed as VCC + 0.5 V 2
Input clamp current IIK -20 20 mA VI < 0 or VI > VCC 2
Output clamp current IOK -20 20 mA VO < 0 or VO > VCC 2
Continuous output current IO -50 50 mA VO = 0 to VCC 2
Continuous current through VCC or GND -200 200 mA 2
Storage temperature range Tstg -65 150 °C 2
Package thermal impedance, N package θJA 80 °C/W N package; per JESD 51-7 (Note 2) 2

CAD (KiCad official)

  • Symbol: SN74ACT11N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74act11n-etched.step / sn74act11n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74act11n.step / sn74act11n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 e4aed3ed6785d278, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF