main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sn74act00d: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/sn74act00d · Ray 1d ago
sn74act00d-etched.glb sn74act00d: factory component page (tier=lcsc) · Ray 1d ago
sn74act00d-etched.step sn74act00d: factory component page (tier=lcsc) · Ray 1d ago
sn74act00d-hero.glb sn74act00d: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn74act00d-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sn74act00d.glb Publish 0.1.0 · Ray 1d ago
sn74act00d.kicad_mod Publish 0.1.0 · Ray 1d ago
sn74act00d.kicad_sym Publish 0.1.0 · Ray 1d ago
sn74act00d.lbr Publish 0.1.0 · Ray 1d ago
sn74act00d.step Publish 0.1.0 · Ray 1d ago

SN74ACT00D

Texas Instruments · Logic Gates · SOIC-14

SN74ACT00D from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 input A of NAND gate 1 (Y = A·B for positive logic).
2 1B input Channel 1 input B of NAND gate 1 (Y = A·B for positive logic).
3 1Y output Channel 1 output Y of NAND gate 1.
4 2A input Channel 2 input A of NAND gate 2 (Y = A·B for positive logic).
5 2B input Channel 2 input B of NAND gate 2 (Y = A·B for positive logic).
6 2Y output Channel 2 output Y of NAND gate 2.
7 GND power_in Ground reference for the device.
8 3Y output Channel 3 output Y of NAND gate 3.
9 3A input Channel 3 input A of NAND gate 3 (Y = A·B for positive logic).
10 3B input Channel 3 input B of NAND gate 3 (Y = A·B for positive logic).
11 4Y output Channel 4 output Y of NAND gate 4.
12 4A input Channel 4 input A of NAND gate 4 (Y = A·B for positive logic).
13 4B input Channel 4 input B of NAND gate 4 (Y = A·B for positive logic).
14 VCC power_in Positive supply; recommended operating range is 4.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ACT00D
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74act00d-etched.step / sn74act00d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74act00d.step / sn74act00d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 667a256539439088, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF